High-Speed Pseudo-CMOS Circuits Using Bulk Accumulation a-IGZO TFTs

被引：57

作者：

Chen, Yuanfeng ^{[1
]}

Geng, Di ^{[1
]}

Mativenga, Mallory ^{[1
]}

Nam, Hyoungsik ^{[1
]}

Jang, Jin ^{[1
]}

机构：

[1] Kyung Hee Univ, Dept Informat Display, Adv Display Res Ctr, Seoul 130701, South Korea

来源：

IEEE ELECTRON DEVICE LETTERS | 2015年 / 36卷 / 02期

关键词：

a-IGZO TFTs; bulk accumulation; pseudo-CMOS; ring oscillator; THIN-FILM TRANSISTORS; GATE OFFSET STRUCTURE; ILLUMINATION; INSTABILITY;

D O I：

10.1109/LED.2014.2379700

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We propose a way to achieve high-speed circuits with dual-gate (DG) bulk-accumulation back-channel-etched (BCE) amorphous indium-gallium-zinc-oxide (a-IGZO) thin-film transistors (TFTs) using the pseudo-CMOS structure. The DG BCE a-IGZO TFTs exhibit field-effect mobility (mu(FE)), threshold voltage (V-th), and subthreshold swing of 30 +/- 3 cm(2)/Vs, 2 +/- 0.5 V, and 120 +/- 30 mV/decade, respectively. For input voltage (V-DD) of 20 V, seven-stage pseudo-CMOS ring oscillators implemented with the BCE bulk-accumulation a-IGZO TFTs show oscillation frequency of 6.51 MHz, which corresponds to a propagation delay time of 11 ns/stage and is faster than the 17 ns/stage delay of the fastest single-gate-driven ratioed coplanar a-IGZO TFT circuits.

引用

页码：153 / 155

页数：3

共 13 条

[1] Full-Swing a-IGZO Inverter With a Depletion Load Using Negative Bias Instability Under Light Illumination [J].

Cho, In-Tak ;

Lee, Ju-Wan ;

Park, Jun-Mo ;

Cheong, Woo-Seok ;

Hwang, Chi-Sun ;

Kwak, Joon-Seop ;

Cho, Il-Hwan ;

Kwon, Hyuck-In ;

Shin, Hyungcheol ;

Park, Byung-Gook ;

Lee, Jong-Ho .

IEEE ELECTRON DEVICE LETTERS, 2012, 33 (12) :1726-1728

[2] High-Performance Amorphous Indium-Gallium-Zinc-Oxide Thin-Film Transistor With a Self-Aligned Etch Stopper Patterned by Back-Side UV Exposure [J].

Geng, Di ;

Kang, Dong Han ;

Jang, Jin .

IEEE ELECTRON DEVICE LETTERS, 2011, 32 (06) :758-760

[3] Pseudo-CMOS: A Design Style for Low-Cost and Robust Flexible Electronics [J].

Huang, Tsung-Ching ;

Fukuda, Kenjiro ;

Lo, Chun-Ming ;

Yeh, Yung-Hui ;

Sekitani, Tsuyoshi ;

Someya, Takao ;

Cheng, Kwang-Ting .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (01) :141-150

[4] Present status of amorphous In-Ga-Zn-O thin-film transistors [J].

Kamiya, Toshio ;

Nomura, Kenji ;

Hosono, Hideo .

SCIENCE AND TECHNOLOGY OF ADVANCED MATERIALS, 2010, 11 (04)

[5] Self-Aligned Coplanar a-IGZO TFTs and Application to High-Speed Circuits [J].

Kang, Dong Han ;

Kang, In ;

Ryu, Sang Hyun ;

Jang, Jin .

IEEE ELECTRON DEVICE LETTERS, 2011, 32 (10) :1385-1387

[6] Removal of Negative-Bias-Illumination-Stress Instability in Amorphous-InGaZnO Thin-Film Transistors by Top-Gate Offset Structure [J].

Lee, Suhui ;

Mativenga, Mallory ;

Jang, Jin .

IEEE ELECTRON DEVICE LETTERS, 2014, 35 (09) :930-932

[7] High-Speed Dual-Gate a-IGZO TFT-Based Circuits With Top-Gate Offset Structure [J].

Li, Xiuling ;

Geng, Di ;

Mativenga, Mallory ;

Jang, Jin .

IEEE ELECTRON DEVICE LETTERS, 2014, 35 (04) :461-463

[8] Complementary Metal Oxide Semiconductor Technology With and On Paper [J].

Martins, Rodrigo ;

Nathan, Arokia ;

Barros, Raquel ;

Pereira, Luis ;

Barquinha, Pedro ;

Correia, Nuno ;

Costa, Ricardo ;

Ahnood, Arman ;

Ferreira, Isabel ;

Fortunato, Elvira .

ADVANCED MATERIALS, 2011, 23 (39) :4491-+

[9] Bulk Accumulation a-IGZO TFT for High Current and Turn-On Voltage Uniformity [J].

Mativenga, Mallory ;

An, Sungjin ;

Jang, Jin .

IEEE ELECTRON DEVICE LETTERS, 2013, 34 (12) :1533-1535

[10] Ambipolar Oxide Thin-Film Transistor [J].

Nomura, Kenji ;

Kamiya, Toshio ;

Hosono, Hideo .

ADVANCED MATERIALS, 2011, 23 (30) :3431-+

← 1 2 →