Atlas I: Implementing a single-chip ATM switch with backpressure

被引:17
作者
Kornaros, G
Pnevmatikatos, D
Vatsolaki, P
Kalokerinos, G
Xanthaki, C
Mavroidis, D
Serpanos, D
Katevenis, M
机构
[1] Fdn Res & Technol Hellas, Inst Comp Sci, Comp Architecture & VLSI Syst Div, GR-71110 Heraklion, Crete, Greece
[2] Univ Crete, Iraklion, Greece
关键词
D O I
10.1109/40.748794
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
To evaluate the architecture of ATLAS I, we analyzed the design complexity and silicon cost of the chip's individual functions. Our analysis suggests possible improvements; credit support, however, is well worth its cost.
引用
收藏
页码:30 / 41
页数:12
相关论文
共 5 条
[1]  
DALLY WJ, 1987, IEEE T COMPUT, V36, P547, DOI 10.1109/TC.1987.1676939
[2]   Spider: A high-speed network interconnect [J].
Galles, M .
IEEE MICRO, 1997, 17 (01) :34-39
[3]  
Kung H.T, 1994, ACM SIGCOMM, V24, P101
[4]   RELIABLE AND EFFICIENT HOP-BY-HOP FLOW-CONTROL [J].
OZVEREN, CM ;
SIMCOE, R ;
VARGHESE, G .
IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1995, 13 (04) :642-650
[5]  
*QUANT FLOW CONTR, 1995, QUANT FLOW CONTR CEL