Design and Implementation of DWT for EEG Signal on FPGA

被引:0
作者
Tamanna, Rifa [1 ]
Islam, Sheikh Md. Rabiul [1 ]
Tabassum, Nazifa [1 ]
机构
[1] Khulna Univ Engn & Technol, Dept Elect & Commun Engn, Khulna, Bangladesh
来源
2018 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING AND INFORMATION & COMMUNICATION TECHNOLOGY (ICEEICT) | 2018年
关键词
EEG; DWT; FPGA; LP; HP;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
EEG signal analysis plays a vital role in the field of treatment and diagnosis of brain and mental diseases and abnormalities. EEG signal analysis includes filtration of raw EEC signal against the noise and antiquity introduced by different system barrier and drawbacks. An improved way of EEG signal analysis using DWT based filtration based on FPGA is proposed in this paper. The system mainly uses the basic concept of DWT for filter design that performs de-noising and used for obtaining important information from EEG signal. In this work Verilog HDL. coding is used for simulation purposes. The prototype designed has desired electrical features such as it requires less area and power consumption and less operating voltages and current and less memory storage.
引用
收藏
页码:390 / 394
页数:5
相关论文
共 9 条
  • [1] Chou C.-J., 1993, Proc. ICSPAT, V93, P1
  • [2] Hassan M., 2018, INT J ELECT COMMUNIC, V7, P9
  • [3] Olkkonen H., 2011, Discrete Wavelet Transforms: Biomedical Applications
  • [4] Wavelet transform use for feature extraction and EEG signal segments classification
    Prochazka, Ales
    Kukal, Jaromir
    Vyata, Oldrich
    [J]. 2008 3RD INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS, CONTROL AND SIGNAL PROCESSING, VOLS 1-3, 2008, : 719 - +
  • [5] Reddy A.G., 2013, INT J COMPUTER APPL, V77
  • [6] Sawant Hemant K., 2010, ORIENTAL J COMPUTER, V3, P207, DOI DOI 10.1016/J.INFSOF.2008.09.005
  • [7] Tabassum Nazifa, 2018, International Journal of Image, Graphics and Signal Processing, V10, P39, DOI 10.5815/ijigsp.2018.04.05
  • [8] Tabassum N., 2017, 3 INT C EL INF COMM
  • [9] Wai PM, 2007, 2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2, P77