Two- and three-terminal HfO2-based multilevel resistive memories for neuromorphic analog synaptic elements

被引:12
作者
Kang, Heebum [1 ]
Park, Jinah [2 ]
Lee, Dokyung [2 ]
Kim, Hyun Wook [2 ]
Jin, Sol [2 ]
Ahn, Minjoon [2 ]
Woo, Jiyong [1 ,2 ]
机构
[1] Kyungpook Natl Univ, Sch Elect & Elect Engn, Daegu 41566, South Korea
[2] Kyungpook Natl Univ, Sch Elect Engn, Daegu 41566, South Korea
来源
NEUROMORPHIC COMPUTING AND ENGINEERING | 2021年 / 1卷 / 02期
基金
新加坡国家研究基金会;
关键词
neuromorphic computing; synaptic device; resistive switching memory; electrochemical random-access memory; ELECTRONIC SYNAPSE; SWITCHING MEMORY; DEVICES; RRAM;
D O I
10.1088/2634-4386/ac29ca
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Synaptic elements based on memory devices play an important role in boosting neuromorphic system performance. Here, we show two types of fab-friendly HfO2 material-based resistive memories categorized by configuration and an operating principle for a suitable analog synaptic device aimed at inference and training of neural networks. Since the inference task is mainly related to the number of states from a recognition accuracy perspective, we first demonstrate multilevel cell (MLC) properties of compact two-terminal resistive random-access memory (RRAM). The resistance state can be finely subdivided into anMLC by precisely controlling the evolution of conductive filament constructed by the local movement of oxygen vacancies. Specifically, we investigate how the thickness of the HfO(2)(-)switching layer is related to anMLC, which is understood by performing physics-based modeling in MATLAB from a microscopic view. Meanwhile, synaptic devices driven by an interfacial switching mechanism instead of local filamentary dynamics are preferred for training accelerated neuromorphic systems, where the analogous transition of each state ensures high accuracy. Thus, we introduce three-terminal electrochemical random-access memory that facilitates mobile ions across the entire HfO2 switching area uniformly, resulting in highly controllable and gradually tuned current proportional to the amount of migrated ions.
引用
收藏
页数:10
相关论文
共 39 条
[31]   Resistive Memory-Based Analog Synapses The pursuit for linear and symmetric weight update [J].
Woo, Jiyong ;
Yu, Shimeng .
IEEE NANOTECHNOLOGY MAGAZINE, 2018, 12 (03) :36-44
[32]   Improved Synaptic Behavior Under Identical Pulses Using AlOx/HfO2 Bilayer RRAM Array for Neuromorphic Systems [J].
Woo, Jiyong ;
Moon, Kibong ;
Song, Jeonghwan ;
Lee, Sangheon ;
Kwak, Myounghun ;
Park, Jaesung ;
Hwang, Hyunsang .
IEEE ELECTRON DEVICE LETTERS, 2016, 37 (08) :994-997
[33]   Improving Analog Switching in HfOx-Based Resistive Memory With a Thermal Enhanced Layer [J].
Wu, Wei ;
Wu, Huaqiang ;
Gao, Bin ;
Deng, Ning ;
Yu, Shimeng ;
Qian, He .
IEEE ELECTRON DEVICE LETTERS, 2017, 38 (08) :1019-1022
[34]   Impacts of State Instability and Retention Failure of Filamentary Analog RRAM on the Performance of Deep Neural Network [J].
Xiang, Yachen ;
Huang, Peng ;
Zhao, Yudi ;
Zhao, Meiran ;
Gao, Bin ;
Wu, Huaqiang ;
Qian, He ;
Liu, Xiaoyan ;
Kang, Jinfeng .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (11) :4517-4522
[35]   All-Solid-State Synaptic Transistor with Ultralow Conductance for Neuromorphic Computing [J].
Yang, Chuan-Sen ;
Shang, Da-Shan ;
Liu, Nan ;
Fuller, Elliot J. ;
Agrawal, Sapan ;
Talin, A. Alec ;
Li, Yong-Qing ;
Shen, Bao-Gen ;
Sun, Young .
ADVANCED FUNCTIONAL MATERIALS, 2018, 28 (42)
[36]  
Yang JJS, 2013, NAT NANOTECHNOL, V8, P13, DOI [10.1038/NNANO.2012.240, 10.1038/nnano.2012.240]
[37]   Fully hardware-implemented memristor convolutional neural network [J].
Yao, Peng ;
Wu, Huaqiang ;
Gao, Bin ;
Tang, Jianshi ;
Zhang, Qingtian ;
Zhang, Wenqiang ;
Yang, J. Joshua ;
Qian, He .
NATURE, 2020, 577 (7792) :641-646
[38]   An Electronic Synapse Device Based on Metal Oxide Resistive Switching Memory for Neuromorphic Computation [J].
Yu, Shimeng ;
Wu, Yi ;
Jeyasingh, Rakesh ;
Kuzum, Duygu ;
Wong, H. -S. Philip .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (08) :2729-2737
[39]  
Zheng N, 2019, Learning in energy-efficient neuromorphic computing:algorithm and architecture co-design