Design and compliance testing of a SiGe WCDMA receiver IC with integrated analog baseband

被引：6

作者：

Reynolds, SK ^{[1
]}

Floyd, BA ^{[1
]}

Beukema, TJ ^{[1
]}

Zwick, T ^{[1
]}

Pfeiffer, UR ^{[1
]}

机构：

[1] IBM Corp, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA

来源：

PROCEEDINGS OF THE IEEE | 2005年 / 93卷 / 09期

关键词：

BiCMOS; code division multiaccess; direct conversion; land mobile radio cellular systems; low-noise amplifiers (LNAs); mixers; receivers; SiGe;

D O I：

10.1109/JPROC.2005.852229

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A 2.7-3.3 V 32-mA SiGe direct-conversion wide-band code division multiple access (WCDMA) receiver IC integrating the RF front-end and analog baseband on a single chip has been completed and measured. Analog performance specifications for the design were driven by the 3GPP specifications. To close the loop from 3GPP specifications to IC design specifications to hardware performance results, a subset of compliance tests for both the analog as well as the digital 3GPP specifications was performed. The IC design includes a bypassable low-noise amplifier (LNA), a quadrature direct-d6wnconverter an automatically tuned channel-select filter wide dynamic-range baseband amplifiers, and a serial digital interface. Power-saving modes allow the LNA to be powered down when the input signal is sufficiently large, reducing current consumption to 23 mA. In addition, the entire Q-channel signal path can be optionally powered down during control-channel monitoring, further reducing current draw to 17 mA nominal. The IC showed full compliance with the static channel 3GPP specification tests performed, including all analog/RF compliance tests and a set of DPCH_Ec/Ior sensitivity tests,from 12.2 through 384.kb/s as measured with a software baseband processor

引用

页码：1624 / 1636

页数：13

共 15 条

[1]

*3GPP, 2000, TECH SPEC 25 101

[2]

Fong KL, 1998, IEEE J SOLID-ST CIRC, V33, P548, DOI 10.1109/4.663559

[3]

GHARPUREY RG, P 2002 IEEE CUST INT, P239

[4] The multi-tanh principle: A tutorial overview [J].

Gilbert, B .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (01) :2-17

[5]

GOLDFARB MG, P 2000 IEEE RAD FREQ, P79

[6] DESIGN OF A 15-MHZ CMOS CONTINUOUS-TIME FILTER WITH ON-CHIP TUNING [J].

KHOURY, JM .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (12) :1988-1997

[7] A 2.5-V ACTIVE LOW-PASS FILTER USING ALL-N-P-N GILBERT CELLS WITH A 1-V(P-P) LINEAR INPUT RANGE [J].

KOYAMA, M ;

ARAI, T ;

TANIMOTO, H ;

YOSHIDA, Y .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (12) :1246-1253

[8] A 4-MHZ CMOS CONTINUOUS-TIME FILTER WITH ON-CHIP AUTOMATIC TUNING [J].

KRUMMENACHER, F ;

JOEHL, N .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (03) :750-758

[9]

LEE TH, 1998, DESIGN CMOS RADIO FR, P562

[10]

LIE DYC, P 2002 IEEE RAD FREQ, P31

← 1 2 →