On-line testing for VLSI: state of the art and trends

被引:13
|
作者
Nicolaidis, M [1 ]
机构
[1] TIMA Lab, F-38031 Grenoble, France
关键词
on-line testing; self-checking circuits; on-line current monitoring; perturbation hardened circuits; soft errors; deep submicron scaling; fail-safe circuits; hardware fault tolerance;
D O I
10.1016/S0167-9260(98)00028-5
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper discusses the state of the art and future trends of on-line testing techniques for VLSI. It cautions that emerging technological constraints and application requirements will expend dramatically the use of these techniques. In particularly, various industrial (e.g. railway control, satellites, avionics, telecommunications, control of critical automotive functions, medical electronics, industrial control, etc.), have increasing needs of various on-line testing features. Some of these applications concern mass production and should support the standardization of such techniques and the development of commercial CAD tools supporting them. Furthermore, drastic device shrinking and increasing operating speeds that accompany the technological evolution to deeper submicron, reduces significantly the noise margins and increases dramatically the soft error rates. As a consequence, technological progress will be blocked quickly if no particular actions are undertaken to cope with increasingly high soft-error rates. The paper will discuss these emerging requirements and problems and describe on-line testing techniques that could provide adequate solutions. (C) 1998 Published by Elsevier Science B.V. All rights reserved.
引用
收藏
页码:197 / 209
页数:13
相关论文
共 50 条
  • [21] State of the art regarding on-line control and optimisation of water systems
    Dippenaar, AJ
    Wacheux, H
    Mollon, A
    Jansen, HW
    Edwards, K
    Brueck, TM
    Cardone, C
    Madiec, H
    Schifini, JP
    Rogge, W
    Charalambous, CN
    Adamou, AK
    Macek, L
    Laukkanen, R
    Schubert, J
    Cheng, WC
    Lolli, A
    Tavecchia, G
    Wieczysty, A
    dos Rios, PC
    Benoliel, MJ
    Manescu, A
    Stoica, N
    Anton, A
    Banatean, G
    Vrabel, J
    Dippenaar, AJ
    Hu, NT
    Edwards, K
    22ND INTERNATIONAL WATER SERVICES CONGRESS AND EXHIBITION, 2000, 18 (1-2): : 245 - 289
  • [22] Incremental on-line learning: A review and comparison of state of the art algorithms
    Losing, Viktor
    Hammer, Barbara
    Wersing, Heiko
    NEUROCOMPUTING, 2018, 275 : 1261 - 1274
  • [23] On-line planarity testing
    DiBattista, G
    Tamassia, R
    SIAM JOURNAL ON COMPUTING, 1996, 25 (05) : 956 - 997
  • [24] A Binary Decision Diagram based on-line testing of digital VLSI circuits for feedback bridging faults
    Biswal, Pradeep Kumar
    Biswas, Santosh
    MICROELECTRONICS JOURNAL, 2015, 46 (07) : 598 - 616
  • [25] The state-of-art and future trends in testing embedded memories
    Hamdioui, S
    Gaydadjiev, G
    de Goor, AJV
    RECORDS OF THE 2004 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN AND TESTING, 2004, : 54 - 59
  • [26] START: A European state-of-the-art on-line instrument for clinical oncologists
    Casali, P
    Licitra, L
    Tondini, C
    de Braud, F
    Bruzzi, P
    Costa, A
    Cavalli, F
    ANNALS OF ONCOLOGY, 1999, 10 (07) : 769 - 773
  • [27] On-line knowledge-based simulation for FMS: A state of the art survey
    Gonzalez, LR
    Garcia, ML
    Centeno, MA
    1996 WINTER SIMULATION CONFERENCE PROCEEDINGS, 1996, : 1057 - 1061
  • [28] On-Line Testing of digital VLSI circuits at Register Transfer Level using High Level Decision Diagrams
    Biswal, Pradeep Kumar
    Biswas, Santosh
    MICROELECTRONICS JOURNAL, 2017, 67 : 88 - 100
  • [29] On-line resources (Technology and art)
    不详
    LEONARDO, 2000, 33 (02) : 143 - 144
  • [30] CMOS sensors for on-line thermal monitoring of VLSI circuits
    Szekely, V
    Marta, C
    Kohari, Z
    Rencz, M
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1997, 5 (03) : 270 - 276