A 86 MHz-12 GHz Digital-Intensive PLL for Software-Defined Radios, Using a 6 fJ/Step TDC in 40 nm Digital CMOS

被引：47
作者：
Borremans, Jonathan [1 ]
Vengattaramane, Kameswaran [1 ]
Giannini, Vito [1 ]
Debaillie, Bjoern [1 ]
Van Thillo, Wim [1 ]
Craninckx, Jan [1 ]
机构：
[1] IMEC, B-3001 Louvain, Belgium
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 2010年 / 45卷 / 10期
关键词：
Background calibration; CMOS; DAC; digital-intensive; digital phase modulation; digital-to-analog converter; fractional-N; PLL; TDC; time-to-digital converter; 40; nm; RING OSCILLATOR; 90-NM CMOS; BAND VCO; CONVERTER; RECEIVER; NOISE; TRANSMITTER; PATH;
D O I：
10.1109/JSSC.2010.2063630
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A 86 MHz-12 GHz digital-intensive reconfigurable PLL frequency synthesizer is presented with 100 kHz to 2 MHz bandwidth. It leverages a 6 fJ/ step 5.5 ps, 14b coarse-fine TDC and a 6-12 GHz dual-VCO set. Several simple calibration schemes are proposed that enable the proper performance of the highly efficient TDC in the PLL. The 0.28 mm(2) synthesizer, which is appropriate for use in a Software-Defined Radio, features Delta Sigma noise cancellation and digital phase modulation and consumes less than 30 mW.
引用
收藏
页码：2116 / 2129
页数：14
相关论文
共 27 条
[1]   The path to the software-defined radio receiver [J].
Abidi, Asad A. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (05) :954-966
[2]   An 800-MHz-6-GHz software-defined wireless receiver in 90-nm CMOS [J].
Bagheri, Rahim ;
Mirzaei, Ahmad ;
Chehrazi, Saeed ;
Heidari, Mohammad E. ;
Lee, Minjae ;
Mikhemar, Mohyee ;
Tang, Wai ;
Abidi, Asad A. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (12) :2860-2876
[3]  
BORREMANS J, 2010, ISSCC, P480
[4]  
BORREMANS J, 2010, RFIC S, P417
[5]   Low-Complexity, Low-Phase-Noise, Low-Voltage Phase-Aligned Ring Oscillator in 90 nm Digital CMOS [J].
Borremans, Jonathan ;
Ryckaert, Julien ;
Desset, Claude ;
Kuijk, Maarten ;
Wambacq, Piet ;
Craninckx, Jan .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (07) :1942-1949
[6]   A Compact Wideband Front-End Using a Single-Inductor Dual-Band VCO in 90 nm Digital CMOS [J].
Borremans, Jonathan ;
Bevilacqua, Andrea ;
Bronckers, Stephane ;
Dehan, Morin ;
Kuijk, Maarten ;
Wambacq, Piet ;
Craninckx, Jan .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (12) :2693-2705
[7]   A 2-mm2 0.1-5 GHz Software-Defined Radio Receiver in 45-nm Digital CMOS [J].
Giannini, Vito ;
Nuzzo, Pierluigi ;
Soens, Charlotte ;
Vengattaramane, Kameswaran ;
Ryckaert, Julien ;
Goffioul, Michael ;
Debaillie, Bjorn ;
Borremans, Jonathan ;
Van Driessche, Joris ;
Craninckx, Jan ;
Ingels, Mark .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (12) :3486-3498
[8]   Wideband VCO with simultaneous switching of frequency band, active core, and varactor size [J].
Hauspie, Dries ;
Park, Eun-Chul ;
Craninckx, Jan .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (07) :1472-1480
[9]   All-Digital Outphasing Modulator for a Software-Defined Transmitter [J].
Heidari, Mohammad E. ;
Lee, Minjae ;
Abidi, Asad A. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (04) :1260-1271
[10]   A Low Jitter Programmable Clock Multiplier Based on a Pulse Injection-Locked Oscillator With a Highly-Digital Tuning Loop [J].
Helal, Belal M. ;
Hsu, Chun-Ming ;
Johnson, Kerwin ;
Perrott, Michael H. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (05) :1391-1400
123