共 12 条
[1]
Acharya K, 2016, INT SYM QUAL ELECT, P41, DOI 10.1109/ISQED.2016.7479174
[2]
Adaptive and Reliable Clock Distribution Design for 3-D Integrated Circuits
[J].
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY,
2014, 4 (11)
:1862-1870
[3]
Chuang AJ, 2012, IEEE INT SYMP CIRC S, P1652
[4]
Chung C.C., 2014, VLSI DES AUT TEST VL, P1
[5]
Ewetz R., P 24 ED GREAT LAK S, P15
[8]
Li Jiang, 2015, 2015 IEEE International Test Conference (ITC), P1, DOI 10.1109/TEST.2015.7342405
[9]
Lung CL, 2011, DES AUT CON, P645
[10]
Panth S, 2013, ASIA S PACIF DES AUT, P681, DOI 10.1109/ASPDAC.2013.6509679