Design of a Digital IP for 3D-IC die-to-die Clock Synchronization

被引:0
作者
Sadi, Mehdi [1 ,2 ]
Kannan, Sukeshwar [1 ]
England, Luke [1 ]
Tehranipoor, Mark [2 ]
机构
[1] GLOBALFOUNDRIES, Malta, NY 12020 USA
[2] Univ Florida, Dept Elect & Comp Engn, Gainesville, FL 32611 USA
来源
2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) | 2017年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper the design of a novel IP for 3D IC die-to-die clock synchronization is presented. The proposed design offers notable benefits over the conventional dual DLL based architectures for 3D IC clock synchronization. Simulation results of the IP are presented with GLOBALFOUNDRIES 14nm finFET library, and Through-Silicon Via (TSV) technology.
引用
收藏
页码:714 / 717
页数:4
相关论文
共 12 条
[1]  
Acharya K, 2016, INT SYM QUAL ELECT, P41, DOI 10.1109/ISQED.2016.7479174
[2]   Adaptive and Reliable Clock Distribution Design for 3-D Integrated Circuits [J].
Chen, Xi ;
Zhu, Ting ;
Davis, William Rhett ;
Franzon, Paul D. .
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2014, 4 (11) :1862-1870
[3]  
Chuang AJ, 2012, IEEE INT SYMP CIRC S, P1652
[4]  
Chung C.C., 2014, VLSI DES AUT TEST VL, P1
[5]  
Ewetz R., P 24 ED GREAT LAK S, P15
[6]   A 6.7 MHz to 1.24 GHz 0.0318 mm2 Fast-Locking All-Digital DLL Using Phase-Tracing Delay Unit in 90 nm CMOS [J].
Hsieh, Min-Han ;
Chen, Liang-Hsin ;
Liu, Shen-Iuan ;
Chen, Charlie Chung-Ping .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (02) :412-427
[7]   Die-to-Die Clock Synchronization for 3-D IC Using Dual Locking Mechanism [J].
Ke, Ji-Wei ;
Huang, Shi-Yu ;
Tzeng, Chao-Wen ;
Kwai, Ding-Ming ;
Chou, Yung-Fa .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2013, 60 (04) :908-917
[8]  
Li Jiang, 2015, 2015 IEEE International Test Conference (ITC), P1, DOI 10.1109/TEST.2015.7342405
[9]  
Lung CL, 2011, DES AUT CON, P645
[10]  
Panth S, 2013, ASIA S PACIF DES AUT, P681, DOI 10.1109/ASPDAC.2013.6509679