Ultra-high aspect-ratio FinFET technology

被引:27
作者
Jovanovic, Vladimir [1 ,2 ]
Suligoj, Tomislav [1 ]
Poljak, Mirko [1 ]
Civale, Yann [2 ]
Nanver, Lis K. [2 ]
机构
[1] Univ Zagreb, Dept Elect Microelect Comp & Intelligent Syst, Fac Elect Engn & Comp, HR-10000 Zagreb, Croatia
[2] Delft Univ Technol, ECTM DIMES, NL-2600 AA Delft, Netherlands
关键词
CMOS; FinFET; TMAH; (111) Channel; Carrier confinement; ORIENTATION; SILICON; CMOS;
D O I
10.1016/j.sse.2010.04.021
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
FinFETs with ultra-large height-to-width ratio have been processed on (1 1 0) bulk silicon wafers by employing crystallographic etching of silicon with TMAH, which results in nearly vertical sidewalls with a (1 1 1)/(1 1 2) surface orientation. Tall fins, which corresponds to wide transistor channels per single fin offer more efficient use of the silicon area and improved performance for multi-fin devices in high-frequency analog applications. N-channel FinFETs with 1.9-nm-wide fins demonstrate the downscaling potential of the technology and devices with a height of the active part of the fin of 625 nm have the largest aspect-ratio of the fins reported thus far. Both devices with highly and moderately scaled fin-widths exhibit excellent subthreshold performance while electrons have higher mobility in 15-nm-wide FinFETs, which gives them larger on-state currents. The comparison between FinFETs and wide tri-gate devices shows that FinFETs have better current drivability in this simple process, even with larger source/drain series resistances. The differences in threshold voltage and low-field electron mobility between 1.9-nm-wide and 15-nm-wide FinFETs have been related to the increase in subband energies due to carrier confinement in the extremely narrow fins. (C) 2010 Elsevier Ltd. All rights reserved.
引用
收藏
页码:870 / 876
页数:7
相关论文
共 19 条
[1]   Impact of LER and random dopant fluctuations on FinFET matching performance [J].
Baravelli, Ernanuele ;
Jurczak, Malgorzata ;
Speciale, Nicolo ;
De Meyer, Kristin ;
Dixit, Abhisek .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2008, 7 (03) :291-298
[2]  
JOVANOVIC V, 2009, DEV RES C, V1, P261
[3]  
JOVANOVIC V, 2009, EUR SOL STAT DEV RES, V1, P241
[4]   Cointegration of high-performance tied-gate three-terminal FinFETs and variable threshold-voltage independent-gate four-terminal FinFETs with asymmetric gate-oxide thicknesses [J].
Liu, Yongxun ;
Matsukawa, Takashi ;
Endo, Kazuhiko ;
Masahara, Meishoku ;
O'uchi, Shin-ichi ;
Ishii, Kenichi ;
Yamauchi, Hiromi ;
Tsukada, Junichi ;
Ishikawa, Yuki ;
Suzuki, Eiichi .
IEEE ELECTRON DEVICE LETTERS, 2007, 28 (06) :517-519
[5]   A highly threshold voltage-controllable 4T FinFET with an 8.5-nm-thick Si-Fin channel [J].
Liu, YX ;
Masahara, M ;
Ishii, K ;
Sekigawa, T ;
Takashima, H ;
Yamauchi, H ;
Suzuki, E .
IEEE ELECTRON DEVICE LETTERS, 2004, 25 (07) :510-512
[6]   Innovative materials, devices, and CMOS technologies for low-power mobile multimedia [J].
Skotnicki, Thomas ;
Fenouillet-Beranger, Claire ;
Gallon, Claire ;
Baeuf, Frederic ;
Monfray, Stephane ;
Payet, Fabrice ;
Pouydebasque, Arnaud ;
Szczap, Melanie ;
Farcy, Alexis ;
Arnaud, Franck ;
Clerc, Sylvain ;
Sellier, Manuel ;
Cathignol, Augustin ;
Schoellkopf, Jean-Pierre ;
Perea, Ernesto ;
Ferrant, Richard ;
Mingam, Herve .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (01) :96-130
[7]   SELF-CONSISTENT RESULTS FOR N-TYPE SI INVERSION LAYERS [J].
STERN, F .
PHYSICAL REVIEW B, 1972, 5 (12) :4891-&
[8]   A novel isolation of pillarlike structures by CMP and etchback processes [J].
Suligoj, T ;
Wang, KL .
ELECTROCHEMICAL AND SOLID STATE LETTERS, 2005, 8 (05) :G125-G127
[9]   A three-dimensional MOS transistor formation technique with crystallographic orientation-dependent TMAH etchant [J].
Sunami, H ;
Furukawa, T ;
Masuda, T .
SENSORS AND ACTUATORS A-PHYSICAL, 2004, 111 (2-3) :310-316
[10]   ANISOTROPIC ETCHING OF SILICON IN TMAH SOLUTIONS [J].
TABATA, O ;
ASAHI, R ;
FUNABASHI, H ;
SHIMAOKA, K ;
SUGIYAMA, S .
SENSORS AND ACTUATORS A-PHYSICAL, 1992, 34 (01) :51-57