A SystemC/Matlab co-simulation tool for networked control systems

被引：19

作者：

Quaglia, Davide ^{[1
]}

Muradore, Riccardo ^{[1
]}

Bragantini, Roberto ^{[1
]}

Fiorini, Paolo ^{[1
]}

机构：

[1] Univ Verona, Dept Comp Sci, I-37134 Verona, Italy

来源：

SIMULATION MODELLING PRACTICE AND THEORY | 2012年 / 23卷

关键词：

Co-simulation; Network simulation; Networked control systems; SystemC; BILATERAL TELEOPERATION; DESIGN; COMMUNICATION; DELAY; OPTIMIZATION;

D O I：

10.1016/j.simpat.2012.01.003

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

Real-time systems connected through packet networks belong to the family of networked control systems, and they can be easily destabilized by communication delay and packet losses, when they are not properly compensated. The largest part of the solutions available in the literature are mainly based on control and system theory where the parameters of the network are assumed to be given. This classical approach could be improved by designing at the same time the network, e.g., by introducing quality-of-service guarantees as currently done in teleconference applications. Such control/network co-design needs a simulation framework where both aspects are properly and jointly addressed. The paper addresses this topic starting from the discussion of its critical issues, and then proposing an accurate co-simulation tool based on SystemC and Matlab/Simulink. SystemC will be used for the network simulation and protocol design whereas Matlab/Simulink for plant modeling and control design. (C) 2012 Elsevier B.V. All rights reserved.

引用

页码：71 / 86

页数：16

共 54 条

[1]

Al-Hammouri AT, 2008, LECT NOTES COMPUT SC, V4981, P16

[2] Experimental quantitative comparison of different control architectures for master-slave teleoperation [J].

Aliaga, M ;

Rubio, A ;

Sánchez, E .

IEEE TRANSACTIONS ON CONTROL SYSTEMS TECHNOLOGY, 2004, 12 (01) :2-11

[3]

[Anonymous], P 6 AS PAC C COMM AP

[4]

[Anonymous], 1983, Error control coding

[5]

[Anonymous], P 2001 IEEE RSJ INT

[6]

[Anonymous], THESIS U STUDI BOLOG

[7]

[Anonymous], 2006, IEEE standard for Verilog hardware description language, DOI [DOI 10.1109/IEEESTD.2006.99495, DOI 10.1109/IEEESTD.2006.243731]

[8]

[Anonymous], P 16 IEEE INT C EL C

[9]

[Anonymous], P IEEE 5 INT C ASIC

[10]

[Anonymous], P IASTED C MOD ID CO

← 1 2 3 4 5 6 →