共 32 条
- [1] Alvarez Mauricio, 2009, P 4 COL COMP C 4CCC
- [2] Bonfietti A, 2010, DES AUT TEST EUROPE, P897
- [3] Cong J, 2007, FPGA 2007: FIFTEENTH ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P99
- [5] Exhaustive scheduling and retiming of digital signal processing systems [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1998, 45 (07): : 821 - 838
- [6] An extensible SAT-solver [J]. THEORY AND APPLICATIONS OF SATISFIABILITY TESTING, 2004, 2919 : 502 - 518
- [7] He W.S., 2014, ABSTR APPL AN, V2014, P1, DOI [DOI 10.1186/S13568-014-0054-7, DOI 10.1155/2014/682015]
- [8] Heras F, 2008, J ARTIF INTELL RES, V31, P1
- [10] Liu WC, 2015, INT CONF COMPIL ARCH, P127, DOI 10.1109/CASES.2015.7324553