Design of low power current-mode flash ADC

被引：0
|
作者：
Bhat, MS [1 ]
Rekha, S [1 ]
Jamadagni, HS [1 ]
机构：
[1] Indian Inst Sci, Ctr Elect Design & Technol, Bangalore 560012, Karnataka, India
来源：
TENCON 2004 - 2004 IEEE REGION 10 CONFERENCE, VOLS A-D, PROCEEDINGS: ANALOG AND DIGITAL TECHNIQUES IN ELECTRICAL ENGINEERING | 2004年
关键词：
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
The design of a high-speed current-mode CMOS flash analog-to-digital converter (ADC) is presented For high-speed operation, current mirroring technique with current comparison architecture is used and its advantages and limitations are explained. The optimization procedure is aimed at minimizing static power consumption, and its impact on circuit performance is investigated. A maximum sampling speed of 80Ms/sec is achieved at 78mW power consumption. The ADC is designed using 0.7-mu m CMOS technolog.
引用
收藏
页码：D241 / D244
页数：4
相关论文
共 50 条
  • [41] Current-mode differential logic circuits for low power digital systems
    Martin, MN
    Pouliquen, PO
    Andreou, AG
    Fraeman, ME
    PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 183 - 186
  • [42] Design of 3-Bit Current Mode Flash ADC Using WTA Based Current Comparator
    Goel, Aayush
    Gupta, Ankit
    Kumar, Maninder
    Pandey, Neeta
    Bhatia, Veepsa
    2017 2ND INTERNATIONAL CONFERENCE ON TELECOMMUNICATION AND NETWORKS (TEL-NET), 2017, : 236 - 241
  • [43] Algorithmic Current-Mode ADC using CMOS Inverter Based Current Comparator
    Rustogi, Bhilasha
    Bhatia, Veepsa
    2018 INTERNATIONAL CONFERENCE ON COMPUTING, POWER AND COMMUNICATION TECHNOLOGIES (GUCON), 2018, : 667 - 670
  • [44] Design and analysis of low-voltage current-mode logic buffers
    Heydari, P
    4TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2003, : 293 - 298
  • [45] Low-voltage CMOS current-mode preamplifier: Analysis and design
    Yuan, F
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2006, 53 (01) : 26 - 39
  • [46] LOW POWER ENCODER FOR FLASH ADC ARCHITECTURE
    Sindhuja, R.
    Navaneethakrishnan, V.
    Kavitha, A.
    PROCEEDINGS OF THE 10TH INDIACOM - 2016 3RD INTERNATIONAL CONFERENCE ON COMPUTING FOR SUSTAINABLE GLOBAL DEVELOPMENT, 2016, : 1521 - 1524
  • [47] Design of High-Speed and Low-Power Comparator in Flash ADC
    Zhang, Shaozhen
    Li, Zheying
    Ling, Bo
    2012 INTERNATIONAL WORKSHOP ON INFORMATION AND ELECTRONICS ENGINEERING, 2012, 29 : 687 - 692
  • [48] A Low Power Low Voltage Current-Mode A/D and D/A Converters for DSP System
    Wawryn, Krzysztof
    Suszynski, Robert
    2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
  • [49] COMPARATOR DESIGN FOR LOW POWER HIGH SPEED FLASH ADC-A REVIEW
    Chacko, Litty
    Varghese, George Tom
    PROCEEDINGS OF THE 2019 3RD INTERNATIONAL CONFERENCE ON COMPUTING METHODOLOGIES AND COMMUNICATION (ICCMC 2019), 2019, : 869 - 872
  • [50] High CMRR Current-Mode Instrumentation Amplifier for Low Voltage and Low Power Applications
    Chaturvedi, Bhartendu
    Kumar, Atul
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2019, 104 : 147 - 154
12345