Distortion and overlay performance of UV step and repeat imprint lithography

被引:32
作者
Choi, J
Nordquist, K
Cherala, A
Casoose, L
Gehoski, K
Dauksher, WJ
Sreenivasan, SV
Resnick, DJ
机构
[1] Mol Imprints Inc, Austin, TX 78758 USA
[2] Motorola Labs, Microelect & Phys Sci Labs, Tempe, AZ USA
[3] Freescale Semicond, Tempe, AZ USA
关键词
imprint lithography; overlay; S-FIL; template distortion;
D O I
10.1016/j.mee.2004.12.097
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
High-resolution overlay is considered to be an important challenge for imprint lithography processes. A key advantage of Step and Flash (TM) Imprint Lithography (S-FIL (TM)) is that it uses low-pressures (< 1/40th of an atmosphere) at room temperature during the imprint processes. This makes it specifically suited for overlay as compared to other thermal or high pressure processes. To obtain high resolution overlay, it is critical to minimize in-plane distortions in both the template and substrate. This article presents a detailed budget of the various distortions that affect the S-FIL process. These distortions include: (i) IX template e-beam pattern distortions; (ii) template distortions due to post-processing steps; and (iii) wafer processing distortions. Distortions associated with template patterning were measured prior to Cr removal using a Leica LMS tool. Field-to-field distortion variations were measured using 27 imprints on three wafers from a step and repeat imprint tool without control of thermal environment. Thermal effects on the imprint tool showed up as uniform magnification errors. Using the field-to-field distortion data, a first order correction scheme was implemented numerically to significantly lower the imprint-related distortion. Related issues such as XY-Theta alignment is also discussed briefly. (c) 2005 Elsevier B.V. All rights reserved.
引用
收藏
页码:633 / 640
页数:8
相关论文
共 10 条
[1]   Simulating fabrication and imprinting distortions in step-and-flash imprint lithography templates [J].
Abdo, AY ;
Zheng, L ;
Wei, A ;
Mikkelson, A ;
Nellis, G ;
Engelstad, RL ;
Lovell, EG .
MICROELECTRONIC ENGINEERING, 2004, 73-4 :161-166
[2]   Fabrication of Nanostructures using a UV-based imprint technique [J].
Bender, M ;
Otto, M ;
Hadam, B ;
Vratzov, B ;
Spangenberg, B ;
Kurz, H .
MICROELECTRONIC ENGINEERING, 2000, 53 (1-4) :233-236
[3]   Sub-10 nm imprint lithography and applications [J].
Chou, SY ;
Krauss, PR ;
Zhang, W ;
Guo, LJ ;
Zhuang, L .
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1997, 15 (06) :2897-2904
[4]   Step and flash imprint lithography: A new approach to high-resolution patterning [J].
Colburn, M ;
Johnson, S ;
Stewart, M ;
Damle, S ;
Bailey, T ;
Choi, B ;
Wedlake, M ;
Michaelson, T ;
Sreenivasan, SV ;
Ekerdt, J ;
Willson, CG .
EMERGING LITHOGRAPHIC TECHNOLOGIES III, PTS 1 AND 2, 1999, 3676 :379-389
[5]   Characterizing the spatial uniformity of the thin film stress, modulus, and strength via novel experimental techniques [J].
Engelstad, RL ;
Lovell, EG ;
Chalekian, AJ ;
Cash, MF ;
Eguchi, H .
MICROELECTRONIC ENGINEERING, 2004, 73-4 :904-909
[6]  
MARTIN C, 2002, EIPBN C JUN
[7]   Design and performance of a step and repeat imprinting machine [J].
McMackin, I ;
Schumaker, P ;
Babbs, D ;
Choi, J ;
Collison, W ;
Sreenivasan, SV ;
Schumaker, N ;
Watts, M ;
Voisin, R .
EMERGING LITHOGRAPHIC TECHNOLOGIES VII, PTS 1 AND 2, 2003, 5037 :178-186
[8]  
NORDQUIST KJ, 2002, BACUS
[9]   Characterization of 8-in wafers printed by nanoimprint lithography [J].
Perret, C ;
Gourgon, C ;
Lazzarino, F ;
Tallal, J ;
Landis, S ;
Pelzer, R .
MICROELECTRONIC ENGINEERING, 2004, 73-4 :172-177
[10]  
RESNICK DJ, 2002, P SPIE, V4688