An approach for stability analysis of a single-bit high-order digital sigma-delta modulator

被引:3
作者
Sadik, Amin Z.
Hussain, Zahir M. [1 ]
Yu, Xinghuo
O'Shea, Peter
机构
[1] RMIT Univ, Sch Elect & Comp Engn, Melbourne, Vic, Australia
[2] Queensland Univ Technol, Sch Engn Syst, Brisbane, Qld, Australia
基金
澳大利亚研究理事会;
关键词
stability; single-bit; circle map;
D O I
10.1016/j.dsp.2006.11.007
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this work we considered the stability of a single-bit high-order sigma-delta modulator under dc input. A new approach for stability analysis is proposed. A nonlinear circle map is suggested to model the dynamics of the modulator. An analogy between the dynamics of the sigma-delta modulator and the sinusoidal digital phase-locked loop (DPLL) is studied and an approximate fixed point solution is presented with stability criteria. Suggestions for designing stabilized high-order systems are presented. (c) 2006 Elsevier Inc. All rights reserved.
引用
收藏
页码:1040 / 1054
页数:15
相关论文
共 23 条
[1]  
CONDON E, 2004, P IEEE INT S CIRC SY, V4, P804
[2]   FPGA signal processing using sigma-delta modulation [J].
Dick, C ;
Harris, F .
IEEE SIGNAL PROCESSING MAGAZINE, 2000, 17 (01) :20-35
[3]  
FARRELL R, 1997, IEE C SIGNALS SYST C
[4]  
FRASER NA, 2000, IEEE MIDWEST S CIRCU, V2, P676
[6]   A time-delay digital tanlock loop [J].
Hussain, ZM ;
Boashash, B ;
Hassan-Ali, M ;
Al-Araji, SR .
IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2001, 49 (08) :1808-1815
[7]  
Martelli M., 1992, DISCRETE DYNAMICAL S
[8]  
Nayfeh AH, 2008, APPL NONLINEAR DYNAM