Enhanced Power Gating Schemes for Low Leakage Power and Low Ground Bounce Noise in Design of Ring Oscillator

As the technology is emerging rapidly, the size of complex and large circuits is scaling towards nanometer scale. So, the increment can be seen in two critical sources of noise as leakage current and ground bounce. These are the two main design constraints of the circuit design. In this paper, a comparative analysis has been done to mitigate the effect of GBN during sleep to active mode transition and to design more noise immune circuit. Enhanced power gating schemes have been simulated and presented here which show very drastic reduction in leakage power and GBN. By using power gating scheme, GBN is greatly reduced to 93%, 90% reduced by diode based technique and 88% reduced by using staggered phase scheme as compared to the base case when GBN is measured for different delay cells at 45nm scale. A significant amount of leakage power has been reduced to 64% by using power gating scheme, 75% reduced by diode based technique and 78% reduced by using staggered phase scheme as compared to the base case measured for different delay cells at 45nm scale.