A 1-V 1-mW high-speed class AB operational amplifier for high-speed low power pipelined A/D converters using "slew boost" technique

被引：0

作者：

Aslanzadeh, HA ^{[1
]}

Mehrmanesh, S ^{[1
]}

Vahidfar, MB ^{[1
]}

Safarian, AQ ^{[1
]}

Lotfi, R ^{[1
]}

机构：

[1] Sharif Univ Technol, Tehran, Iran

来源：

ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN | 2003年

关键词：

CMOS analog circuit; operational amplifier; pipelined analog to digital converter; ultra low voltage; low power; high speed; class AB; slew boost technique;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

An ultra-low-voltage low-power high-speed class-AB operational amplifier with a new structure is presented. A new technique called "Slew Boost" is introduced to improve amplifier's large-signal settling behavior, most useful in switched-capacitor circuits such as pipelined ADCs, sigma delta modulators, etc. The proposed op-amp has been designed to be employed in the first stage of a 10bit 150MSamples/sec pipelined analog-to-digital converter. Simulation results of the proposed fully-differential class-AB op-amp using 0.18um CMOS process models, confirm that it has an output swing of 1.5 Vp-p and consumes less than 1mW from a single supply of 1 volt.

引用

页码：340 / 344

页数：5

共 50 条

[41] A low-power and high-speed D flip-flop using a single latch
Chang, RC
Hsu, LC
Sun, MC
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2002, 11 (01) : 51 - 55
[42] Operational design on high-speed semiconductor optical amplifier with assist light for application to wavelength converters using cross-phase modulation
Matsumoto, A
Nishimura, K
Utaka, K
Usami, M
IEEE JOURNAL OF QUANTUM ELECTRONICS, 2006, 42 (3-4) : 313 - 323
[43] A pipelined multiplier-accumulator using a high-speed, low-power static and dynamic full adder design
Jou, SJ
Chen, CY
Yang, EC
Su, CC
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (01) : 114 - 118
[44] Highly efficient high-speed/low-power architectures for the 1-D discrete wavelet transform
Marino, F
Guevorkian, D
Astola, JT
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2000, 47 (12) : 1492 - 1502
[45] A low-power high-speed class-AB buffer amplifter for flat-panel-display application
Lu, CW
Lee, CL
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (02) : 163 - 168
[46] New SRAM design using body bias technique for low-power and high-speed applications
Faraji, Rasoul
Naji, Hamid Reza
Rahimi-Nezhad, Majid
Arabnejhad, Mohammad
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2014, 42 (11) : 1189 - 1202
[47] HIGH-SPEED LOW-POWER 4096X1 BIT BIPOLAR RAM
HOTTA, A
KATO, Y
YAMAGUCHI, K
HONMA, N
INADACHI, M
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1978, 13 (05) : 651 - 656
[48] A 4:1 MUX circuit using 1/4 micron CMOS/SIMOX for high-speed and low-power applications
Yasuda, S
Ohtomo, Y
Ino, M
Kado, Y
Inokawa, H
Tsuchiya, T
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 1996, 35 (2B): : 902 - 905
[49] Ultra-low-voltage, low-power, high-speed operational amplifiers using body-driven gain-boosting technique
Zabihian, S. Alireza
Lotfi, Reza
2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 705 - 708
[50] 4:1 MUX circuit using 1/4 micron CMOS/SIMOX for high-speed and low-power applications
NTT LSI Lab, Kanagawa, Japan
Jpn J Appl Phys Part 1 Regul Pap Short Note Rev Pap, 2 B (902-905):

← 1 2 3 4 5 →