Static Test Compaction Using Independent Suffixes of a Transparent-Scan Sequence

被引:0
作者
Pomeranz, Irith [1 ]
机构
[1] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA
关键词
Scan-based tests; test compaction; test generation; transparent-scan; TEST-GENERATION; CIRCUITS;
D O I
10.1109/TCAD.2021.3073625
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Transparent-scan enhances test compaction by allowing scan shift and functional capture cycles to be interleaved in arbitrary ways, and using both types of clock cycles for detecting faults. An initial transparent-scan sequence T can be obtained by translating every clock cycle of a compact scan-based test set C into a test vector of T. This sequence can then be compacted to achieve a lower number of clock cycles than that required for C. A bottleneck in the compaction of T is the need to perform repeated sequential fault simulation. This article makes the new observation that a transparent-scan sequence contains independent subsequences, where fault detection is not influenced by and does not influence the rest of the sequence. The article focuses on independent subsequences at the end of T, referred to as independent suffixes. The test compaction procedure described in this article identifies the shortest independent suffix, compacts it without considering the rest of the sequence, and moves it to the beginning of the sequence. This is repeated as long as new independent suffixes are obtained. Experimental results for benchmark circuits demonstrate the effectiveness of this approach.
引用
收藏
页码:1130 / 1141
页数:12
相关论文
共 19 条
[1]  
Alampally S, 2011, IEEE VLSI TEST SYMP, P285, DOI 10.1109/VTS.2011.5783735
[2]  
Bardell P. H., 1987, Built-In Test for VLSI: Pseudo Random Techniques
[3]   OPMISR: The foundation for compressed ATPG vectors [J].
Barnhart, C ;
Brunkhorst, V ;
Distler, F ;
Farnsworth, O ;
Keller, B ;
Koenemann, B .
INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, :748-757
[4]  
Bhargava G., 2007, PROC INT TEST CONF, P1
[5]  
Goel P., 1979, 1979 Test Conference. LSI & Boards, P189
[6]  
Jau-Shien Chang, 1992, Proceedings. First Asian Test Symposium (ATS '92) (Cat. No.TH0458-0), P20, DOI 10.1109/ATS.1992.224429
[7]  
LEE SY, 1995, IEEE T COMPUT AID D, V14, P1128, DOI 10.1109/43.406714
[8]   Test generation for designs with multiple clocks [J].
Lin, XJ ;
Thompson, R .
40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003, 2003, :662-667
[9]  
Liu YD, 2018, IEEE VLSI TEST SYMP
[10]  
McLaurin T., IEEE International Test Conference, Phoenix, AZ, USA, 2018, P1, DOI DOI 10.1109/TEST.2018.8624752