共 19 条
[1]
Alampally S, 2011, IEEE VLSI TEST SYMP, P285, DOI 10.1109/VTS.2011.5783735
[2]
Bardell P. H., 1987, Built-In Test for VLSI: Pseudo Random Techniques
[3]
OPMISR: The foundation for compressed ATPG vectors
[J].
INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS,
2001,
:748-757
[4]
Bhargava G., 2007, PROC INT TEST CONF, P1
[5]
Goel P., 1979, 1979 Test Conference. LSI & Boards, P189
[6]
Jau-Shien Chang, 1992, Proceedings. First Asian Test Symposium (ATS '92) (Cat. No.TH0458-0), P20, DOI 10.1109/ATS.1992.224429
[7]
LEE SY, 1995, IEEE T COMPUT AID D, V14, P1128, DOI 10.1109/43.406714
[8]
Test generation for designs with multiple clocks
[J].
40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003,
2003,
:662-667
[9]
Liu YD, 2018, IEEE VLSI TEST SYMP
[10]
McLaurin T., IEEE International Test Conference, Phoenix, AZ, USA, 2018, P1, DOI DOI 10.1109/TEST.2018.8624752