A High-Performance SiC Super-Junction MOSFET With a Step-Doping Profile

被引:7
作者
Huang, Hao [1 ]
Wang, Ying [1 ]
Yu, Cheng-Hao [1 ]
Tang, Zhao-Huan [2 ]
Li, Xing-Ji [3 ]
Yang, Jian-Qun [3 ]
Cao, Fei [1 ]
机构
[1] Hangzhou Dianzi Univ, Key Lab RF Circuits & Syst, Minist Educ, Hangzhou 310018, Peoples R China
[2] China Elect Technol Grp Corp, Natl Key Lab Analog Integrated Circuits, Chongqin 400060, Peoples R China
[3] Harbin Inst Technol, Natl Key Lab Mat Behav & Evaluat Technol Space En, Harbin 150080, Peoples R China
来源
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY | 2021年 / 9卷
基金
中国国家自然科学基金;
关键词
Silicon carbide; Electric fields; MOSFET; Semiconductor process modeling; Performance evaluation; Logic gates; JFETs; SiC MOSFET; breakdown voltage; specific on-resistance; figure of merit; SINGLE-EVENT BURNOUT; IMPACT IONIZATION COEFFICIENTS; POWER; MOBILITY; DIODES; LAYERS; 6H;
D O I
10.1109/JEDS.2021.3125706
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this article, we investigate a 4H-SiC super- junction (SJ) MOSFET structure with a charge-imbalance doping-profile. According to our numerical simulations and comparisons with the conventional SiC VDMOS (C-VDMOS) and SiC SJ VDMOS (SJ-VDMOS) devices, the SJ-MOD structure offers a better trade-off between breakdown voltage (BV) and specific on-resistance (R-on,R-sp). This leads to a high figure of merit (FOM=BV2/R-on,R-sp). In addition, due to the reduced electric field peak, the single-event burnout (SEB) of the device is significantly improved. The simulation results indicate that, using a LET value of 0.1 pC/mu m and a 3000K global device temperature as the criterion for burning, the specific burnout-threshold voltage (using the optimal parameters of the proposed structure) exceeds that of the conventional structure. This indicates that the modified super-junction structure can indeed be used for different voltage-classes of the hardening SiC super-junction devices in the future.
引用
收藏
页码:1084 / 1092
页数:9
相关论文
共 50 条
  • [41] New Aspects on Analyzing ZVS Conditions for Converters Using Super-junction Si and Wide Bandgap SiC and GaN Power FETs
    Miftakhutdinov, Rais
    2014 16TH EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS (EPE'14-ECCE EUROPE), 2014,
  • [42] Active Gate Driver for Improving Current Sharing Performance of Paralleled High-Power SiC MOSFET Modules
    Wen, Yang
    Yang, Yuan
    Gao, Yong
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2021, 36 (02) : 1491 - 1505
  • [43] High-Performance Junction Barrier Schottky Rectifier With Optimized Structure
    Wang, Ying
    Li, Ting
    Chen, Yu-xian
    Cao, Fei
    Liu, Yun-tao
    Shao, Lei
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (01) : 114 - 120
  • [44] A Novel Tapered Doping Tail Modulated Single Junction Termination Extension for High Voltage 4H-SiC Devices
    Han, Chao
    Liu, Yancong
    Liu, Keyu
    Yuan, Hao
    Du, Fengyu
    Zhou, Yu
    Wang, Shengbo
    Wang, Zixi
    Tang, Xiaoyan
    Song, Qingwen
    Zhang, Yuming
    IEEE ELECTRON DEVICE LETTERS, 2024, 45 (07) : 1261 - 1264
  • [45] The BETA-MOSFET: A novel high-performance transistor
    Yoh, K
    Koizumi, R
    Hashimoto, N
    Ikeda, S
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 1996, 79 (12): : 47 - 53
  • [46] Comprehensive and systematic design of metal/high-k gate stack for high-performance and highly reliable SiC power MOSFET
    Hosoi, Takuji
    Azumo, Shuji
    Kashiwagi, Yusaku
    Hosaka, Shigetoshi
    Yamamoto, Kenji
    Aketa, Masatoshi
    Asahara, Hirokazu
    Nakamura, Takashi
    Kimoto, Tsunenobu
    Shimura, Takayoshi
    Watanabe, Heiji
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2020, 59 (02)
  • [47] High-Performance Smoothly Tapered Junction Termination Extensions for High-Voltage 4H-SiC Devices
    Imhoff, Eugene A.
    Kub, Francis J.
    Hobart, Karl D.
    Ancona, Mario G.
    VanMil, Brenda L.
    Gaskill, D. Kurt
    Lew, Kok-Keong
    Myers-Ward, Rachael L.
    Eddy, Charles R., Jr.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (10) : 3395 - 3400
  • [48] A high voltage Bi-CMOS compatible buffer super-junction LDMOS with an N-type buried layer
    伍伟
    张波
    方健
    罗小蓉
    李肇基
    Journal of Semiconductors, 2014, 35 (01) : 69 - 73
  • [49] A high voltage Bi-CMOS compatible buffer super-junction LDMOS with an N-type buried layer
    Wu Wei
    Zhang Bo
    Fang Jian
    Luo Xiaorong
    Li Zhaoji
    JOURNAL OF SEMICONDUCTORS, 2014, 35 (01)
  • [50] Realizing High-Performance β-Ga2O3 MOSFET by Using Variation of Lateral Doping: A TCAD Study
    Zhou, Xuanze
    Liu, Qi
    Xu, Guangwei
    Zhou, Kai
    Xiang, Xueqiang
    He, Qiming
    Hao, Weibing
    Jian, Guangzhong
    Zhao, Xiaolong
    Long, Shibing
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (04) : 1501 - 1506