FAN-OUT WAFER-LEVEL PACKAGING ADVANCED MANUFACTURING SOLUTION FOR FAN-OUT WLP/PLP BY DFD (DIE FACE DOWN) COMPRESSION MOLD

被引:4
|
作者
Kajikawa, Yuichi [1 ]
机构
[1] TOWA USA, San Jose, CA 95122 USA
来源
2020 INTERNATIONAL WAFER LEVEL PACKAGING CONFERENCE (IWLPC) | 2020年
关键词
Panel Level Processing; Mold Compression; 5G; FOWLP; Flip Chip MUF; de-aeration; DFD; Low pressure; MEMS; Filter Cavity; Warpage;
D O I
10.23919/IWLPC52010.2020.9375899
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Compression molding was developed and introduced by Towa in the early 2000s. Over the years, TOWA has continued to improve and enhance the performance and quality of compression molding and, as a result, it has been adopted for complex packaging solutions, especially those requiring low pressure or very thin molded packages. The ever-increasing demand for integration of different technologies and smaller and thinner footprint continues to march forward. These demands challenge mold compression technology to be further expanded and innovated to address even more complicated packaging requirements such as multi-die in large panel format. In parallel, quality and reliability while meeting these challenges for FOWLP in large panel are also considered in this paper. At present, FOWLP has been targeted for high-end products such as High-Performance Computing (HPC)/ Artificial Intelligence (AI) products using RDL-first / high-precision flip chip bonding process with thinning lines and increasing number of IOs. Furthermore, FO-PLP has become a low-end product target, and chip-first cost reduction is in progress. This paper will discuss the concerns & solutions created by compression molding for panelization to address its growing demand. Compression molding is also discussed as a solution to MUF (Mold Under-fill) associated with flip chip bonding due to the use of a degassing process that employs a highly airtight and high vacuum system, and the ability to dispense resin to the full molding area to suppress the XY flow of resin during molding. In addition, since the structure is such that the force of the press is directly transmitted to the resin, the range of applicable pressure is wide and it is very effective especially for low pressure molding and particularly for fragile elements and ultra-thin interposers. These characteristics are very effective in the RDL-first process by providing a redistribution layer on the carrier, and helping in the suppression of warpage.
引用
收藏
页数:8
相关论文
共 50 条
  • [1] From Fan-out Wafer to Fan-out Panel Level Packaging
    Braun, T.
    Becker, K. -F.
    Raatz, S.
    Bader, V.
    Bauer, J.
    Aschenbrenner, R.
    Voges, S.
    Thomas, T.
    Kahle, R.
    Lang, K. -D.
    2015 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2015, : 29 - 32
  • [2] Fan-Out Wafer-Level Packaging for Heterogeneous Integration
    Lau, John
    Li, Ming
    Li, Margie
    Chen, Tony
    Xu, Iris
    Yong, Qing Xiang
    Cheng, Zhong
    Fan, Nelson
    Kuah, Eric
    Li, Zhang
    Tan, Kim Hwee
    Cheung, Y. M.
    Ng, Eric
    Lo, Penny
    Kai, Wu
    Hao, Ji
    Wee, Koh Sau
    Ran, Jiang
    Xi, Cao
    Beica, Rozalia
    Lim, Sze Pei
    Lee, N. C.
    Ko, Cheng-Ta
    Yang, Henry
    Chen, Y. H.
    Tao, Mian
    Lo, Jeffery
    Lee, Ricky
    2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 2360 - 2366
  • [3] Fan-Out Wafer-Level Packaging for Heterogeneous Integration
    Lau, John H.
    Li, Ming
    Qingqian, Margie Li
    Chen, Tony
    Xu, Iris
    Yong, Qing Xiang
    Cheng, Zhong
    Fan, Nelson
    Kuah, Eric
    Li, Zhang
    Tan, Kim Hwee
    Cheung, Yiu-Ming
    Ng, Eric
    Lo, Penny
    Kai, Wu
    Hao, Ji
    Wee, Koh Sau
    Ran, Jiang
    Xi, Cao
    Beica, Rozalia
    Lim, Sze Pei
    Lee, N. C.
    Ko, Cheng-Ta
    Yang, Henry
    Chen, Yu-Hua
    Tao, Mian
    Lo, Jeffery
    Lee, Ricky S. W.
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2018, 8 (09): : 1544 - 1560
  • [4] Die Shift Assessment of Reconstituted Wafer for Fan-Out Wafer-Level Packaging
    Cheng, Hsien-Chie
    Chung, Chia-Heng
    Chen, Wen-Hwa
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2020, 20 (01) : 136 - 145
  • [5] Warpage and Thermal Characterization of Fan-out Wafer-Level Packaging
    Lau, John
    Li, Ming
    Tian, DeWen
    Fan, Nelson
    Kuah, Eric
    Kai, Wu
    Li, Margie
    Hao, JiYuen
    Cheung, Ken
    Li, Zhang
    Tan, Kim Hwee
    Beica, Rozalia
    Ko, Cheng-Ta
    Chen, Yu-Hua
    Lim, Sze Pei
    Lee, Ning Cheng
    Wee, Koh Sau
    Ran, Jiang
    Xi, Cao
    2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 595 - 602
  • [6] Warpage and Thermal Characterization of Fan-Out Wafer-Level Packaging
    Lau, John H.
    Li, Ming
    Tian, Dewen
    Fan, Nelson
    Kuah, Eric
    Kai, Wu
    Li, Margie
    Hao, J.
    Cheung, Yiu Ming
    Li, Zhang
    Tan, Kim Hwee
    Beica, Rozalia
    Taylor, Thomas
    Ko, Cheng-Ta
    Yang, Henry
    Chen, Yu-Hua
    Lim, Sze Pei
    Lee, Ning Cheng
    Ran, Jiang
    Xi, Cao
    Wee, Koh Sau
    Yong, Qingxiang
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2017, 7 (10): : 1729 - 1738
  • [7] Warpage Characterization of Molded Wafer for Fan-Out Wafer-Level Packaging
    Cheng, Hsien-Chie
    Liu, Yan-Cheng
    JOURNAL OF ELECTRONIC PACKAGING, 2020, 142 (01)
  • [8] Foldable Fan-out Wafer Level Packaging
    Braun, T.
    Becker, K. -F.
    Raatz, S.
    Minkus, M.
    Bader, V.
    Bauer, J.
    Aschenbrenner, R.
    Kahle, R.
    Georgi, L.
    Voges, S.
    Woehrmann, M.
    Lang, K. -D.
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 19 - 24
  • [9] Viscoelastic Warpage Modeling of Fan-Out Wafer-Level Packaging During Wafer-Level Mold Cure Process
    Cheng, Hsien-Chie
    Wu, Zong-Da
    Liu, Yan-Cheng
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2020, 10 (07): : 1240 - 1250
  • [10] Fan-out Wafer Level Packaging - A Platform for Advanced Sensor Packaging
    Braun, Tanja
    Becker, Karl-Friedrich
    Hoelck, Ole
    Voges, Steve
    Kahle, Ruben
    Graap, Pascal
    Woehrmann, Markus
    Aschenbrenner, Rolf R.
    Dreissigacker, Marc
    Schneider-Ramelow, Martin
    Lang, Klaus-Dieter
    2019 IEEE 69TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2019, : 861 - 867