Design and Implementation of a Parallel Turbo-Decoder ASIC for 3GPP-LTE

被引：95

作者：

Studer, Christoph ^{[1
]}

Benkeser, Christian ^{[2
]}

Belfanti, Sandro

Huang, Quiting ^{[2
]}

机构：

[1] ETH, CTL, CH-8092 Zurich, Switzerland

[2] ETH, Integrated Syst Lab IIS, CH-8092 Zurich, Switzerland

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 2011年 / 46卷 / 01期

关键词：

ASIC implementation; low-power; LTE; parallel turbo-decoder; radix-4; 3G mobile communication; PERMUTATION POLYNOMIALS; INTERLEAVERS; CODES;

D O I：

10.1109/JSSC.2010.2075390

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Turbo-decoding for the 3GPP-LTE (Long Term Evolution) wireless communication standard is among the most challenging tasks in terms of computational complexity and power consumption of corresponding cellular devices. This paper addresses design and implementation aspects of parallel turbo-decoders that reach the 326.4 Mb/s LTE peak data-rate using multiple soft-input soft-output decoders that operate in parallel. To highlight the effectiveness of our design-approach, we realized a 3.57 mm(2) radix-4-based 8x parallel turbo-decoder ASIC in 0.13 mu m CMOS technology achieving 390 Mb/s. At the more realistic 100 Mb/s LTE milestone targeted by industry today, the turbo-decoder consumes only 69 mW.

引用

页码：8 / 17

页数：10

共 28 条

[1]

3GPP TR25. 912 V8.0.0, 2009, TR25912V800 3GPP

[2]

[3rd Generation Partnership Project Technical Specification Group Radio Access Network], 2008, 36212 3GPP TS TECHN

[3]

[3rd Generation Partnership Project Technical Specification Group Radio Access Network], 2001, 25944 3GPP TS TECHN

[4]

Ajtai Miklos, 1983, P 15 ANN ACM S THEOR, P1, DOI DOI 10.1145/800061.808726

[5] OPTIMAL DECODING OF LINEAR CODES FOR MINIMIZING SYMBOL ERROR RATE [J].

BAHL, LR ;

COCKE, J ;

JELINEK, F ;

RAVIV, J .

IEEE TRANSACTIONS ON INFORMATION THEORY, 1974, 20 (02) :284-287

[6]

Batcher K.E., 1968, P SPRING JOINT COMP, P307, DOI [10.1145/1468075.1468121, DOI 10.1145/1468075.1468121]

[7]

Benkeser C., 2010, SERIES MICROELECTRON, V209

[8] Design and Optimization of an HSDPA Turbo Decoder ASIC [J].

Benkeser, Christian ;

Burg, Andreas ;

Cupaiuolo, Teo ;

Huang, Qiuting .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (01) :98-106

[9] Near optimum error correcting coding and decoding: Turbo-codes [J].

Berrou, C ;

Glavieux, A .

IEEE TRANSACTIONS ON COMMUNICATIONS, 1996, 44 (10) :1261-1271

[10]

Bickerstaff M, 2003, ISSCC DIG TECH PAP I, V46, P150

← 1 2 3 →