High fill-factor imagers for neuromorphic processing enabled by floating-gate circuits

被引:3
|
作者
Hasler, P [1 ]
Bandyopadhyay, A [1 ]
Anderson, DV [1 ]
机构
[1] Georgia Inst Technol, Dept Elect & Comp Engn, Atlanta, GA 30332 USA
关键词
floating-gate circuits; CMOS imagers; real-time image processing; analog signal processing; transform imagers; matrix image transforms;
D O I
10.1155/S1110865703303105
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In neuromorphic modeling of the retina, it would be very nice to have processing capabilities at the focal plane while retaining the density of typical active pixel sensor (APS) imager designs. Unfortunately, these two goals have been mostly incompatible. We introduce our transform imager technology and basic architecture that uses analog floating-gate devices to make it possible to have computational imagers with high pixel densities. This imager approach allows programmable focal-plane processing that can perform retinal and higher-level bioinspired computation. The processing is performed continuously on the image via programmable matrix operations that can operate on the entire image or blocks within the image. The resulting dataflow architecture can directly perform computation of spatial transforms, motion computations, and stereo computations. The core imager performs computations at the pixel plane, but still holds a fill factor greater than 40 percent-comparable to the high fill factors of APS imagers. Each pixel is composed of a photodiode sensor element and a multiplier. We present experimental results from several imager arrays built in 0.5 micrometer process (up to 128 x 128 in an area of 4 millimeter squared).
引用
收藏
页码:676 / 689
页数:14
相关论文
共 50 条
  • [1] High Fill-Factor Imagers for Neuromorphic Processing Enabled by Floating-Gate Circuits
    Paul Hasler
    Abhishek Bandyopadhyay
    David V. Anderson
    EURASIP Journal on Advances in Signal Processing, 2003
  • [2] Mechanoplastic Tribotronic Floating-Gate Neuromorphic Transistor
    Yang, Xixi
    Yu, Jinran
    Zhao, Jing
    Chen, Youhui
    Gao, Guoyun
    Wang, Yifei
    Sun, Qijun
    Wang, Zhong Lin
    ADVANCED FUNCTIONAL MATERIALS, 2020, 30 (34)
  • [3] Competitive learning with floating-gate circuits
    Hsu, D
    Figueroa, M
    Diorio, C
    IEEE TRANSACTIONS ON NEURAL NETWORKS, 2002, 13 (03): : 732 - 744
  • [4] Floating-gate devices, circuits, and systems
    Hasler, P
    FIFTH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2005, : 482 - 487
  • [5] Adaptation of Current Signals with Floating-Gate Circuits
    Alberto Pesavento
    Timothy Horiuchi
    Chris Diorio
    Christof Koch
    Analog Integrated Circuits and Signal Processing, 2002, 30 : 137 - 147
  • [6] Overview of floating-gate devices, circuits, and systems
    Hasler, P
    Lande, TS
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2001, 48 (01) : 1 - 3
  • [7] Adaptation of current signals with floating-gate circuits
    Pesavento, A
    Horiuchi, T
    Diorio, F
    Koch, C
    PROCEEDINGS OF THE SEVENTH INTERNATIONAL CONFERENCE ON MICROELECTRONICS FOR NEURAL, FUZZY AND BIO-INSPIRED SYSTEMS, MICORNEURO'99, 1999, : 128 - 134
  • [8] Semi floating-gate S/H circuits
    Jensen, Rene
    Berg, Yngvar
    Lomsdalen, Johannes G.
    Norchip 2005, Proceedings, 2005, : 176 - 179
  • [9] Low-power speech processing based upon floating-gate circuits
    Smith, PD
    Graham, D
    Hasler, P
    CONFERENCE RECORD OF THE THIRTY-SEVENTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 2003, : 2026 - 2030
  • [10] Adaptation of current signals with floating-gate circuits
    Pesavento, A
    Horiuchi, T
    Diorio, C
    Koch, C
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2002, 30 (02) : 137 - 147