A fast lock-in all-digital phase-locked loop in 40-nm CMOS technology

被引：4

作者：

Chung, Ching-Che ^{[1
]}

Lo, Chi-Kuang ^{[1
]}

机构：

[1] Natl Chung Cheng Univ, Dept Comp Sci & Informat Engn, 168 Univ Rd, Chiayi 621, Taiwan

来源：

IEICE ELECTRONICS EXPRESS | 2016年 / 13卷 / 17期

关键词：

all-digital phase-locked loop; fast lock-in; low power; FREQUENCY-SYNTHESIZER; ADPLL; PLL; FILTER;

D O I：

10.1587/elex.13.20160749

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A system-on-a-chip (SoC) requires several phase-locked loops (PLLs) for providing different clock frequencies to different modules. Usually, analog PLLs cannot be stopped due to their long setting time. Hence, these PLLs dominate the system's standby power consumption. In this paper, a fast lock-in all-digital PLL (ADPLL) that can achieve lock-in within 4.5 clock cycles is proposed to ensure that it can be switched off in the low power mode. The output frequency of the proposed ADPLL ranges from 125 MHz to 1.47 GHz, and the power consumption is 0.98 mW (at 0.9 V, 1.47 GHz).

引用

页数：10

共 50 条

[21] A LOW POWER TIME-TO-DIGITAL CONVERTER FOR ALL-DIGITAL PHASE-LOCKED LOOP
Yu Guangming Wang YuYang Huazhong (Department of Electronic Engineering
[J]. Journal of Electronics(China), 2011, 28 (03) : 402 - 408
[22] A Fast Locking All-Digital Phase-Locked Loop via Feed-Forward Compensation Technique
Chen, Xin
Yang, Jun
Shi, Long-Xing
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (05) : 857 - 868
[23] A new all-digital phase-locked loop with high precision and low jitter
Chow, Hwang-Cherng
Su, Chung-Hsin
[J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2008, 95 (12) : 1241 - 1249
[24] An All-Digital Phase-Locked Loop with a Multi-Delay-Switching TDC
Su, Chung-Cheng
Lin, Cheng-Chung
Hung, Chung-Chih
[J]. 2017 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2017,
[25] Fast-locking all-digital phase-locked loop with digitally controlled oscillator tuning word estimating and presetting
Yu, G.
Wang, Y.
Yang, H.
Wang, H.
[J]. IET CIRCUITS DEVICES & SYSTEMS, 2010, 4 (03) : 207 - 217
[26] An all-digital phase-locked loop for high-speed clock generation
Chung, CC
Lee, CY
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (02) : 347 - 351
[27] An all-digital phase-locked loop (ADPLL)-based clock recovery circuit
Hsu, TY
Shieh, BJ
Lee, CY
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (08) : 1063 - 1073
[28] Design and analysis of adaptive-bandwidth all-digital phase-locked loop
Chau, Yawgeng A.
Chen, Chen-Feng
Tsai, Kwn-Dai
[J]. 2007 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS, VOLS 1 AND 2, 2007, : 5 - 8
[29] A Low-Jitter All-Digital Phase-Locked Loop Using a Suppressive Digital Loop Filter
Hsu, Hsuan-Jung
Huang, Shi-Yu
[J]. 2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2009, : 158 - 161
[30] A comprehensive review: ultra-low power all-digital phase-locked loop RF transceivers for biomedical monitoring applications
Khaliq, Abdul
Sampe, Jahariah
Hashim, Fazida Hanim
Abdullah, Huda
Yunus, Noor Hidayah Mohd
Noon, Muhammad Asim
[J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2024, 119 (03) : 391 - 415

← 1 2 3 4 5 →