Novel circuit designs of memristor synapse and neuron

被引:56
作者
Hong, Qinghui [1 ]
Zhao, Liang [1 ]
Wang, Xiaoping [1 ]
机构
[1] Huazhong Univ Sci & Technol, Sch Automat, Wuhan 430074, Hubei, Peoples R China
基金
中国国家自然科学基金; 国家重点研发计划;
关键词
Memristor; Synaptic circuit; Neuron circuit; Parallel programming; NETWORK; SYSTEM;
D O I
10.1016/j.neucom.2018.11.043
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In this work, novel circuits based on memristors for implementing electronic synapse and artificial neuron are designed. First, two simple synaptic circuits for implementing weighting calculations of voltage and current modes using twin memristors are proposed. A synaptic weighting operation is defined as a difference function between the twin memristors, which can be adjusted in reverse by applying programmed signals and conducting positive, zero, and negative synaptic weights. Second, two neuron circuits using the proposed memristor synapses, in which parallel computing and programming can be achieved, are designed. Finally, performances of the proposed memristor synapses and neuron circuits, such as weight programming, neuron computing, and parallel operation, are analyzed through PSpice simulations. (C) 2018 Elsevier B.V. All rightsreserved.
引用
收藏
页码:11 / 16
页数:6
相关论文
共 28 条
[1]   A Circuit-Based Learning Architecture for Multilayer Neural Networks With Memristor Bridge Synapses [J].
Adhikari, Shyam Prasad ;
Kim, Hyongsuk ;
Budhathoki, Ram Kaji ;
Yang, Changju ;
Chua, Leon O. .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (01) :215-223
[2]   Memristor Bridge Synapse-Based Neural Network and Its Learning [J].
Adhikari, Shyam Prasad ;
Yang, Changju ;
Kim, Hyongsuk ;
Chua, Leon O. .
IEEE TRANSACTIONS ON NEURAL NETWORKS AND LEARNING SYSTEMS, 2012, 23 (09) :1426-1435
[3]  
Damasio A. R., 1999, SCI AM SCI AM BOOK B
[4]   Implementation of adaptive neuron based on memristor and memcapacitor emulators [J].
Feali, Mohammad Saeed ;
Ahmadi, Arash ;
Hayati, Mohsen .
NEUROCOMPUTING, 2018, 309 :157-167
[5]  
Hasan R., 2017, ANAL INTEGR CIRCUITS, P1
[6]   On-chip training of memristor crossbar based multi-layer neural networks [J].
Hasan, Raqibul ;
Taha, Tarek M. ;
Yakopcic, Chris .
MICROELECTRONICS JOURNAL, 2017, 66 :31-40
[7]   Memristor Crossbar-Based Neuromorphic Computing System: A Case Study [J].
Hu, Miao ;
Li, Hai ;
Chen, Yiran ;
Wu, Qing ;
Rose, Garrett S. ;
Linderman, Richard W. .
IEEE TRANSACTIONS ON NEURAL NETWORKS AND LEARNING SYSTEMS, 2014, 25 (10) :1864-1878
[8]   Integration of nanoscale memristor synapses in neuromorphic computing architectures [J].
Indiveri, Giacomo ;
Linares-Barranco, Bernabe ;
Legenstein, Robert ;
Deligeorgis, George ;
Prodromakis, Themistoklis .
NANOTECHNOLOGY, 2013, 24 (38)
[9]   Nanoscale Memristor Device as Synapse in Neuromorphic Systems [J].
Jo, Sung Hyun ;
Chang, Ting ;
Ebong, Idongesit ;
Bhadviya, Bhavitavya B. ;
Mazumder, Pinaki ;
Lu, Wei .
NANO LETTERS, 2010, 10 (04) :1297-1301
[10]   Memristor Bridge Synapses [J].
Kim, Hyongsuk ;
Sah, Maheshwar Pd. ;
Yang, Changju ;
Roska, Tamas ;
Chua, Leon O. .
PROCEEDINGS OF THE IEEE, 2012, 100 (06) :2061-2070