Calculation of Cycle Lengths in Higher Order Error Feedback Modulators With Constant Inputs

被引：7

作者：

Fitzgibbon, Brian ^{[1
,2
]}

Kennedy, Michael Peter ^{[1
,2
]}

机构：

[1] Univ Coll Cork, Dept Microelect Engn, Cork, Ireland

[2] Univ Coll Cork, Tyndall Natl Inst, Cork, Ireland

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2011年 / 58卷 / 01期

基金：

爱尔兰科学基金会;

关键词：

Digital delta-sigma modulator (DDSM); error feedback modulator (EFM); maximum cycle length; DELTA-SIGMA-MODULATORS;

D O I：

10.1109/TCSII.2010.2092824

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Higher order error feedback modulators are analyzed mathematically to investigate their periodic behavior. We derive nonlinear equations governing the systems and evaluate the quantizer error equations to determine optimum initial conditions from which maximum cycle lengths can be achieved.

引用

页码：6 / 10

页数：5

共 13 条

[1]

[Anonymous], 1977, DISCRETE TIME SIGNAL

[2] A practical Δ-Σ modulator design method based on periodical behavior analysis [J].

Borkowski, MJ ;

Riley, TAD ;

Häkkinen, J ;

Kostamovaara, J .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2005, 52 (10) :626-630

[3]

HOSSEINI K, 2006, Patent No. 82

[4] Calculation of sequence lengths in MASH 1-1-1 Digital Delta Sigma Modulators with a constant input [J].

Hosseini, Kaveh ;

Kennedy, Michael Peter ;

McCarthy, Cathal .

2007 PH.D RESEARCH IN MICROELECTRONICS AND ELECTRONICS, 2007, :13-+

[5] Mathematical analysis of a prime modulus quantizer MASH digital delta-sigma modulator [J].

Hosseini, Kaveh ;

Kennedy, Michael Peter .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (12) :1105-1109

[6] Maximum sequence length MASH digital delta-sigma modulators [J].

Hosseini, Kaveh ;

Kennedy, Michael Peter .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (12) :2628-2638

[7]

Hosseini K, 2006, PRIME 2006: 2ND CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONIC AND ELECTRONICS, PROCEEDINGS, P309

[8] Architectures for Maximum-Sequence-Length Digital Delta-Sigma Modulators [J].

Hosseini, Kaveh ;

Kennedy, Michael Peter .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (11) :1104-1108

[9] Rigorous analysis of delta-sigma modulators for fractional-N PLL frequency synthesis [J].

Kozak, M ;

Kale, I .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2004, 51 (06) :1148-1162

[10] LSB dithering in MASH delta-sigma D/A converters [J].

Pamarti, Sudhakar ;

Galton, Ian .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (04) :779-790

← 1 2 →