High-G Shock Reliability of 3-D Integrated Structure Microsystem Based on Finite Element Simulation

被引:4
作者
Long, Yangtao [1 ]
Di, Ziye [1 ]
Lu, Chenhao [1 ]
Tian, Wenya [1 ]
Dou, Long [1 ]
Jin, Zhong [1 ]
Xiao, Jinqing [1 ]
Li, Junhui [1 ]
机构
[1] Cent South Univ, State Key Lab High Performance Complex Mfg, Sch Mech & Elect Engn, Changsha 410083, Peoples R China
来源
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY | 2021年 / 11卷 / 08期
基金
中国国家自然科学基金;
关键词
Strain; Electric shock; Stress; Loading; Through-silicon vias; Substrates; Reliability; 3-D integrated structure microsystem (3-D-ISM); shock reliability; filler; loading type; failure; finite element method (FEM); DROP IMPACT RELIABILITY; SOLDER JOINT;
D O I
10.1109/TCPMT.2021.3094594
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In order to understand high-G shock reliability of the 3-D integrated structure microsystem (3-D-ISM), it is studied by the finite element method (FEM). First, a numerical model of the 3-D-ISM is established for simulation. Then, appropriate elements are used to discretize the geometry, and certain initial and boundary conditions are enforced. Acceleration up to 20000 G is applied to the high-G shock simulation process. The simulation results showed that the filler can significantly improve the high-G shock reliability of the 3-D-ISM. And by filling with the filler, the 3-D-ISM under different loading types and different substrates can meet the strength requirement after being subjected to the high-G shock. This study could provide reliability prediction for the designed 3-D-ISM.
引用
收藏
页码:1243 / 1249
页数:7
相关论文
共 36 条
[1]  
Chen Z., 2010, 11 INT C EL PACK TEC
[2]   Board-Level Drop Impact Reliability of Silicon Interposer-Based 2.5-D IC Integration [J].
Cheng, Hsien-Chie ;
Cheng, Tzu-Hsuan ;
Chen, Wen-Hwa ;
Chang, Tao-Chih ;
Huang, Hsin-Yi .
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2016, 6 (10) :1493-1504
[3]   Drop Impact Reliability Analysis of 3-D Chip-on-Chip Packaging: Numerical Modeling and Experimental Validation [J].
Cheng, Hsien-Chie ;
Cheng, Hsin-Kai ;
Lu, Su-Tsai ;
Juang, Jing-Ye ;
Chen, Wen-Hwa .
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2014, 14 (01) :499-511
[4]   Investigation of mechanical shock testing of lead-free SAC solder joints in fine pitch BGA package [J].
Chin, Y. T. ;
Lam, P. K. ;
Yow, H. K. ;
Tou, T. Y. .
MICROELECTRONICS RELIABILITY, 2008, 48 (07) :1079-1086
[5]   Solder joint and trace line failure simulation and experimental validation of fan-out type wafer level packaging subjected to drop impact [J].
Chou, Chan-Yen ;
Hung, Tuan-Yu ;
Yang, Shin-Yueh ;
Yew, Ming-Chih ;
Yang, Wen-Kun ;
Chiang, Kuo-Ning .
MICROELECTRONICS RELIABILITY, 2008, 48 (8-9) :1149-1154
[6]   Predictive reliability and lifetime methodologies for circuit boards [J].
Dababneh, Amer ;
Ozbolat, Ibrahim T. .
JOURNAL OF MANUFACTURING SYSTEMS, 2015, 37 :141-148
[7]  
Date M., 2004, 54 EL COMP TECHN C L
[8]   Material effect on thermal stress of annular-trench-isolated through silicon via (TSV) [J].
Feng, Wei ;
Watanabe, Naoya ;
Shimamoto, Haruo ;
Aoyagi, Masahiro ;
Kikuchi, Katsuya .
JAPANESE JOURNAL OF APPLIED PHYSICS, 2020, 59 (SL)
[9]   Experimental analysis of Sn-3.0Ag-0.5Cu solder joint board-level drop/vibration impact failure models after thermal/isothermal cycling [J].
Gu, Jian ;
Lin, Jian ;
Lei, Yongping ;
Fu, Hanguang .
MICROELECTRONICS RELIABILITY, 2018, 80 :29-36
[10]   The Failure Models of Lead Free Sn-3.0Ag-0.5Cu Solder Joint Reliability Under Low-G and High-G Drop Impact [J].
Gu, Jian ;
Lei, YongPing ;
Lin, Jian ;
Fu, HanGuang ;
Wu, Zhongwei .
JOURNAL OF ELECTRONIC MATERIALS, 2017, 46 (02) :1396-1404