A PAM-4 Adaptive Analog Equalizer with Decoupling Control Loops for 25-Gb/s CMOS Serial-Link Receiver

被引:0
|
作者
Li, Shunbin [1 ]
Liu, Peng [1 ]
Wang, Weidong [1 ]
Fang, Xing [2 ]
Wu, Dong [2 ]
Xie, Xianghui [2 ]
机构
[1] Zhejiang Univ, Coll Informat Sci & Elect Engn, Hangzhou 310027, Zhejiang, Peoples R China
[2] State Key Lab Math Engn & Adv Comp, Wuxi 214125, Peoples R China
来源
2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC) | 2015年
关键词
TECHNOLOGY; RECOVERY;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
PAM-4 signaling is an effective solution for highspeed CMOS serial-link transceivers, but it suffers from the difficulty of signal regeneration in analog front-end owning to its multi-level characteristics. An adaptive analog equalizer with decoupling control loops is proposed to address the nonlinearity of amplifiers. A low-frequency gain invariant equalizer and a golden signal generator are designed to serve boost and swing control loops, respectively. An integrating charge pump is employed to improve the convergence performance of receiver. Transistor-level simulation results show that the proposed adaptive analog equalizer in 40-nm CMOS technology can recover 25 Gb/s random data transmitted over a 29.8 inches Megtron6 printed circuit board (PCB) copper channel.
引用
收藏
页码:221 / 226
页数:6
相关论文
共 50 条
  • [21] A 25-Gb/s Single-Ended PAM-4 Receiver With Time-Windowed LSB Decoder for High-Speed Memory Interfaces
    Choi, Yoonjae
    Park, Hyunsu
    Choi, Jonghyuck
    Sim, Jincheol
    Kwon, Youngwook
    Park, Seungwoo
    Kim, Seongcheol
    Sim, Changmin
    Kim, Chulwoo
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2023, 58 (07) : 2005 - 2015
  • [22] A 22-Gb/s PAM-4 receiver in 90-nm CMOS SOI technology
    Toifl, T
    Menolfi, C
    Ruegg, M
    Reutemann, R
    Buchmann, P
    Kossel, M
    Morf, T
    Weiss, J
    Schmatz, ML
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (04) : 954 - 965
  • [23] A 25Gb/s 185mW PAM-4 Receiver with 4-tap Adaptive DFE and Sampling Clock Optimization in 55nm CMOS
    Tang, Liangxiao
    Gai, Weixin
    Yang, Chih-Kong Ken
    Ye, Bingyi
    Chen, Congcong
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [24] A 48-Gb/s Single-Ended PAM-4 Receiver with Adaptive Nonlinearity Compensation
    Kim, Kahyun
    Yun, Daeho
    Baek, Kyungmin
    Choi, Woo-Seok
    Jeong, Deog-Kyoon
    2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
  • [25] An adaptive PAM-4 5-Gb/s backplane transceiver in 0.25-μm CMOS
    Stonick, JT
    Wei, GY
    Sonntag, JL
    Weinlader, DK
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (03) : 436 - 443
  • [26] A 25-Gb/s PAM-4 Baud-rate CDR with High Jitter Tolerance using Shared Sampler Method
    Cho, Seoung-Geun
    Kang, Jin-Ku
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2024, 24 (03) : 208 - 217
  • [27] A CMOS 7Gb/s, 4-PAM and 4-PWM, serial link transceiver
    Ghaderi, Noushin
    Ghol, Zahra Dorost
    Fatemi, Sayedeh Rahil
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2016, 89 (03) : 809 - 823
  • [28] Design of a Sample-and-Hold Analog Front End for a 56Gb/s PAM-4 Receiver Using 65nm CMOS
    Sadeghipour, Khosrov D.
    Townsend, Paul D.
    Ossieur, Peter
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 1606 - 1609
  • [29] A CMOS 7Gb/s, 4-PAM and 4-PWM, serial link transceiver
    Noushin Ghaderi
    Zahra Dorost Ghol
    Sayedeh Rahil Fatemi
    Analog Integrated Circuits and Signal Processing, 2016, 89 : 809 - 823
  • [30] 25 Gb/s NRZ and 50 Gb/s PAM-4 Transimpedance Amplifier with Active Feedback and Equalization in 90 nm CMOS Technology
    Hsu, Hao-Wen
    Peng, Chih-Chen
    Jou, Jau-Ji
    Shih, Tien-Tsorng
    Wu, Yaw-Dung
    Chu, Shao-, I
    Lien, Chih-Yuan
    Liu, Bing-Hong
    PROCEEDINGS OF THE 16TH INTERNATIONAL JOINT CONFERENCE ON E-BUSINESS AND TELECOMMUNICATIONS, VOL 1: DCNET, ICE-B, OPTICS, SIGMAP AND WINSYS (ICETE), 2019, : 251 - 257