共 50 条
- [23] A 25Gb/s 185mW PAM-4 Receiver with 4-tap Adaptive DFE and Sampling Clock Optimization in 55nm CMOS 2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
- [24] A 48-Gb/s Single-Ended PAM-4 Receiver with Adaptive Nonlinearity Compensation 2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
- [28] Design of a Sample-and-Hold Analog Front End for a 56Gb/s PAM-4 Receiver Using 65nm CMOS 2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 1606 - 1609
- [29] A CMOS 7Gb/s, 4-PAM and 4-PWM, serial link transceiver Analog Integrated Circuits and Signal Processing, 2016, 89 : 809 - 823
- [30] 25 Gb/s NRZ and 50 Gb/s PAM-4 Transimpedance Amplifier with Active Feedback and Equalization in 90 nm CMOS Technology PROCEEDINGS OF THE 16TH INTERNATIONAL JOINT CONFERENCE ON E-BUSINESS AND TELECOMMUNICATIONS, VOL 1: DCNET, ICE-B, OPTICS, SIGMAP AND WINSYS (ICETE), 2019, : 251 - 257