A PAM-4 Adaptive Analog Equalizer with Decoupling Control Loops for 25-Gb/s CMOS Serial-Link Receiver

被引:0
|
作者
Li, Shunbin [1 ]
Liu, Peng [1 ]
Wang, Weidong [1 ]
Fang, Xing [2 ]
Wu, Dong [2 ]
Xie, Xianghui [2 ]
机构
[1] Zhejiang Univ, Coll Informat Sci & Elect Engn, Hangzhou 310027, Zhejiang, Peoples R China
[2] State Key Lab Math Engn & Adv Comp, Wuxi 214125, Peoples R China
来源
2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC) | 2015年
关键词
TECHNOLOGY; RECOVERY;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
PAM-4 signaling is an effective solution for highspeed CMOS serial-link transceivers, but it suffers from the difficulty of signal regeneration in analog front-end owning to its multi-level characteristics. An adaptive analog equalizer with decoupling control loops is proposed to address the nonlinearity of amplifiers. A low-frequency gain invariant equalizer and a golden signal generator are designed to serve boost and swing control loops, respectively. An integrating charge pump is employed to improve the convergence performance of receiver. Transistor-level simulation results show that the proposed adaptive analog equalizer in 40-nm CMOS technology can recover 25 Gb/s random data transmitted over a 29.8 inches Megtron6 printed circuit board (PCB) copper channel.
引用
收藏
页码:221 / 226
页数:6
相关论文
共 50 条
  • [1] Design of a 25-Gb/s PAM-4 VCSEL Diode Driver with an Equalizer in 90-nm CMOS technology
    Wu, Tsung-Yen
    Jou, Jau-Ji
    Shih, Tien-Tsorng
    Chiang, Po-Jui
    Wu, Yaw-Dung
    2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
  • [2] A 40 Gb/s CMOS Serial-Link Receiver With Adaptive Equalization and Clock/Data Recovery
    Liao, Chih-Fan
    Liu, Shen-Iuan
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (11) : 2492 - 2502
  • [3] A 5 Gb/s CMOS adaptive equalizer for serial link
    Hongbing Wu
    Jingyu Wang
    Hongxia Liu
    Journal of Semiconductors, 2018, (04) : 70 - 75
  • [4] A 5 Gb/s CMOS adaptive equalizer for serial link
    Hongbing Wu
    Jingyu Wang
    Hongxia Liu
    Journal of Semiconductors, 2018, 39 (04) : 70 - 75
  • [5] A 5 Gb/s CMOS adaptive equalizer for serial link
    Wu, Hongbing
    Wang, Jingyu
    Liu, Hongxia
    JOURNAL OF SEMICONDUCTORS, 2018, 39 (04)
  • [6] VCSEL driver with synthesis of 25-Gb/s PAM-4 signal in 90-nm CMOS technology
    Jau-Ji Jou
    Tien-Tsorng Shih
    Tsung-Yen Wu
    Analog Integrated Circuits and Signal Processing, 2023, 114 : 379 - 386
  • [7] VCSEL driver with synthesis of 25-Gb/s PAM-4 signal in 90-nm CMOS technology
    Jou, Jau-Ji
    Shih, Tien-Tsorng
    Wu, Tsung-Yen
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2023, 114 (03) : 379 - 386
  • [8] A 5-Gb/s Serial-Link Redriver With Adaptive Equalizer and Transmitter Swing Enhancement
    Liu, Haiqi
    Wang, Yanbo
    Xu, Changxi
    Chen, Xinqing
    Lin, Lei
    Yu, Yue
    Wang, Wei
    Majumder, Amit
    Chui, Gene
    Brown, Dave
    Fang, Al
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2014, 61 (04) : 1001 - 1011
  • [9] An Adaptive 4-Tap Analog FIR Equalizer for 10-Gb/s Over Backplane Serial Link Receiver
    Eshet, Ori
    Ran, Adee
    Mezer, Amir
    Hadar, Yaniv
    Lazar, Dror
    Moyal, Miki
    ESSCIRC 2008: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 178 - 181
  • [10] An Equalizer-Adaptation Logic for a 25-Gb/s Wireline Receiver in 28-nm CMOS
    Nakao, Takanori
    Hidaka, Yasuo
    Sakabayashi, Sota
    Hashida, Takushi
    Tomita, Yasumoto
    Koyanagi, Yoichi
    Tamura, Hirotaka
    PROCEEDINGS OF THE 2013 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2013, : 217 - 220