Detection and Masking of Trojan Circuits in Sequential Logic

被引:0
|
作者
Matrosova, A. [1 ]
Mitrofanov, E. [1 ]
Ostanin, S. [1 ]
Nikolaeva, E. [1 ]
机构
[1] Tomsk State Univ, Tomsk, Russia
来源
2017 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS) | 2017年
基金
俄罗斯科学基金会;
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A technique of finding a set of sequential circuit nodes in which Trojan Circuits (TC) may be implanted is suggested. The technique is based on applying the precise (not heuristic) random estimations of internal node observability and controllability. Getting the estimations we at the same time derive and compactly represent all sequential circuit full states (depending on input and state variables) in which of that TC may be switched on. It means we obtain precise description of TC switch on area for the corresponding internal node v. The estimations are computed with applying a State Transition Graph (STG) description, if we suppose that TC may be inserted out of the working area (out of the specification) of the sequential circuit. Reduced Ordered Binary Decision Diagrams (ROBDDs) for the combinational part and its fragments are applied for getting the estimations by means of operations on ROBDDs. Techniques of masking TCs are proposed. Masking sub-circuits overhead is appreciated.
引用
收藏
页数:4
相关论文
共 50 条
  • [1] DETECTION AND MASKING OF TROJAN CIRCUITS IN SEQUENTIAL LOGIC
    Matrosova, Anjela Yu.
    Mitrofanov, Evgeny V.
    Ostanin, Sergey A.
    Butorina, Nataly B.
    Pahomova, Elena G.
    Shulga, Sergey A.
    VESTNIK TOMSKOGO GOSUDARSTVENNOGO UNIVERSITETA-UPRAVLENIE VYCHISLITELNAJA TEHNIKA I INFORMATIKA-TOMSK STATE UNIVERSITY JOURNAL OF CONTROL AND COMPUTER SCIENCE, 2018, (42): : 89 - 98
  • [2] Trojan Circuits Preventing and Masking in Sequential Circuits
    Matrosova, A.
    Mitrofanov, E.
    Ostanin, S.
    Kirienko, I.
    2017 IEEE 23RD INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS), 2017, : 213 - 214
  • [3] Reliability of Physical Systems: Detection of Malicious Subcircuits (Trojan Circuits) in Sequential Circuits
    A. Yu. Matrosova
    I. E. Kirienko
    V. V. Tomkov
    A. A. Miryutov
    Russian Physics Journal, 2016, 59 : 1281 - 1288
  • [4] Reliability of Physical Systems: Detection of Malicious Subcircuits (Trojan Circuits) in Sequential Circuits
    Matrosova, A. Yu.
    Kirienko, I. E.
    Tomkov, V. V.
    Miryutov, A. A.
    RUSSIAN PHYSICS JOURNAL, 2016, 59 (08) : 1281 - 1288
  • [5] Trojan Circuits Masking and Debugging of Combinational Circuits with LUT Insertion
    Matrosova, A.
    Ostanin, S.
    2018 IEEE INTERNATIONAL CONFERENCE ON AUTOMATION, QUALITY AND TESTING, ROBOTICS (AQTR), 2018,
  • [6] On masking of redundant faults in synchronous sequential circuits with design-for-testability logic
    Pomeranz, I
    Reddy, SM
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (02) : 288 - 294
  • [7] Illegal Trojan design and detection in asynchronous NULL Convention Logic and Sleep Convention Logic circuits
    Ponugoti, Kushal K.
    Srinivasan, Sudarshan K.
    Smith, Scott C.
    Mathure, Nimish
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2022, 16 (5-6): : 172 - 182
  • [8] Reusing Logic Masking to Facilitate Path-Delay-Based Hardware Trojan Detection
    Nejat, Arash
    Hely, David
    Beroulle, Vincent
    2016 IEEE 22ND INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS), 2016, : 191 - 192
  • [9] How Logic Masking Can Improve Path Delay Analysis for Hardware Trojan Detection
    Nejat, Arash
    Hely, David
    Beroulle, Vincent
    PROCEEDINGS OF THE 34TH IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2016, : 424 - 427
  • [10] SEQUENTIAL LOGIC CIRCUITS
    MITYULSH.KG
    AUTOMATION AND REMOTE CONTROL, 1967, (08) : 1147 - &