VLSI circuits implementing computational models of neocortical circuits

被引:26
|
作者
Wijekoon, Jayawan H. B. [1 ]
Dudek, Piotr [1 ]
机构
[1] Univ Manchester, Manchester M13 9PL, Lancs, England
基金
英国工程与自然科学研究理事会;
关键词
Mixed signal VLSI; Neuromorphic; Silicon neuron; Spiking and bursting; Silicon synapse; Neocortex; Neural circuits; Computing architecture; SYNAPTIC PLASTICITY; SPIKING NEURONS; SILICON; NETWORKS; INTERNEURONS; SIGNALS; ARRAY; CHIP;
D O I
10.1016/j.jneumeth.2012.01.019
中图分类号
Q5 [生物化学];
学科分类号
071010 ; 081704 ;
摘要
This paper overviews the design and implementation of three neuromorphic integrated circuits developed for the COLAMN ("Novel Computing Architecture for Cognitive Systems based on the Laminar Microcircuitry of the Neocortex") project. The circuits are implemented in a standard 0.35 mu m CMOS technology and include spiking and bursting neuron models, and synapses with short-term (facilitating/depressing) and long-term (STDP and dopamine-modulated STDP) dynamics. They enable execution of complex nonlinear models in accelerated-time, as compared with biology, and with low power consumption. The neural dynamics are implemented using analogue circuit techniques, with digital asynchronous event-based input and output. The circuits provide configurable hardware blocks that can be used to simulate a variety of neural networks. The paper presents experimental results obtained from the fabricated devices, and discusses the advantages and disadvantages of the analogue circuit approach to computational neural modelling. (C) 2012 Elsevier BM. All rights reserved.
引用
收藏
页码:93 / 109
页数:17
相关论文
共 50 条
  • [31] Partitioning of VLSI circuits and systems
    Johannes, FM
    33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, : 83 - 87
  • [32] FLOORPLAN DESIGN OF VLSI CIRCUITS
    WONG, DF
    LIU, CL
    ALGORITHMICA, 1989, 4 (02) : 263 - 291
  • [33] Memory at VLSI Circuits Symposium
    Itoh, Kiyoo
    Kurata, Hideaki
    Osada, Kenichi
    Sekiguchi, Tomonori
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (04) : 762 - 768
  • [34] OPTIMAL INTERCONNECT CIRCUITS FOR VLSI
    BAKOGLU, HB
    MEINDL, JD
    ISSCC DIGEST OF TECHNICAL PAPERS, 1984, 27 : 164 - 165
  • [35] UNIVERSALITY CONSIDERATIONS IN VLSI CIRCUITS
    VALIANT, LG
    IEEE TRANSACTIONS ON COMPUTERS, 1981, 30 (02) : 135 - 140
  • [36] DESIGN AND SIMULATION OF VLSI CIRCUITS
    SCHEFFER, LK
    DOWELL, RI
    APTE, RM
    HEWLETT-PACKARD JOURNAL, 1981, 32 (06): : 12 - &
  • [37] VLSI CIRCUITS FOR SWITCHING SYSTEMS
    ATHENES, C
    AUDRIX, JC
    ONDE ELECTRIQUE, 1982, 62 (11): : 55 - 61
  • [38] A PERSPECTIVE ON STANDARD VLSI CIRCUITS
    BERESFORD, R
    VLSI SYSTEMS DESIGN, 1986, 7 (03): : 90 - 92
  • [39] FAULT TOLERANCE IN VLSI CIRCUITS
    KOREN, I
    SINGH, AD
    COMPUTER, 1990, 23 (07) : 73 - 83
  • [40] OPTIMAL INTERCONNECTION CIRCUITS FOR VLSI
    BAKOGLU, HB
    MEINDL, JD
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (05) : 903 - 909