VLSI circuits implementing computational models of neocortical circuits

被引:26
|
作者
Wijekoon, Jayawan H. B. [1 ]
Dudek, Piotr [1 ]
机构
[1] Univ Manchester, Manchester M13 9PL, Lancs, England
基金
英国工程与自然科学研究理事会;
关键词
Mixed signal VLSI; Neuromorphic; Silicon neuron; Spiking and bursting; Silicon synapse; Neocortex; Neural circuits; Computing architecture; SYNAPTIC PLASTICITY; SPIKING NEURONS; SILICON; NETWORKS; INTERNEURONS; SIGNALS; ARRAY; CHIP;
D O I
10.1016/j.jneumeth.2012.01.019
中图分类号
Q5 [生物化学];
学科分类号
071010 ; 081704 ;
摘要
This paper overviews the design and implementation of three neuromorphic integrated circuits developed for the COLAMN ("Novel Computing Architecture for Cognitive Systems based on the Laminar Microcircuitry of the Neocortex") project. The circuits are implemented in a standard 0.35 mu m CMOS technology and include spiking and bursting neuron models, and synapses with short-term (facilitating/depressing) and long-term (STDP and dopamine-modulated STDP) dynamics. They enable execution of complex nonlinear models in accelerated-time, as compared with biology, and with low power consumption. The neural dynamics are implemented using analogue circuit techniques, with digital asynchronous event-based input and output. The circuits provide configurable hardware blocks that can be used to simulate a variety of neural networks. The paper presents experimental results obtained from the fabricated devices, and discusses the advantages and disadvantages of the analogue circuit approach to computational neural modelling. (C) 2012 Elsevier BM. All rights reserved.
引用
收藏
页码:93 / 109
页数:17
相关论文
共 50 条
  • [21] Compact thermal models for thermally aware design of VLSI circuits
    Singh, S.
    Bansal, A.
    Meterelliyoz, M.
    Choi, J. H.
    Roy, K.
    Murthy, J. Y.
    2006 PROCEEDINGS 10TH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONICS SYSTEMS, VOLS 1 AND 2, 2006, : 671 - +
  • [22] Experimental analysis of power estimation models of CMOS VLSI circuits
    Ishihara, T
    Yasuura, H
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1997, E80A (03) : 480 - 486
  • [23] IMPLEMENTING NEURAL ARCHITECTURES USING CMOS CURRENT-MODE VLSI CIRCUITS
    TANG, Z
    ISHIZUKA, O
    MATSUMOTO, H
    IEICE TRANSACTIONS ON COMMUNICATIONS ELECTRONICS INFORMATION AND SYSTEMS, 1991, 74 (05): : 1329 - 1336
  • [24] Effects of delay models on maximum power estimation of VLSI circuits
    Lu, JM
    Lin, ZG
    2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 179 - 182
  • [25] Recursive Implementation of VLSI Circuits
    冯玉琳
    JournalofComputerScienceandTechnology, 1986, (02) : 72 - 82
  • [26] Fault detection in VLSI circuits
    Shaer, B
    ICM'99: ELEVENTH INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, 1999, : 101 - 104
  • [27] INTERCONNECTIONS TECHNOLOGIES FOR VLSI CIRCUITS
    DESANTI, G
    EUROPEAN TRANSACTIONS ON TELECOMMUNICATIONS, 1990, 1 (02): : 173 - 178
  • [28] INTERCONNECT MATERIALS FOR VLSI CIRCUITS
    PAULEAU, Y
    SOLID STATE TECHNOLOGY, 1987, 30 (04) : 155 - 162
  • [29] POLYIMIDES FOR PASSIVATION OF VLSI CIRCUITS
    VANANDEL, MA
    GOOTZEN, WFM
    ELECTRONIC PACKAGING MATERIALS SCIENCE IV, 1989, 154 : 183 - 193
  • [30] INTERCONNECT MATERIALS FOR VLSI CIRCUITS
    PAULEAU, Y
    SOLID STATE TECHNOLOGY, 1987, 30 (02) : 61 - 67