A Novel Architecture for Frequency Doubler Featuring Compact 3-D Stacked Packaging and Four Multiplying Structures

被引:5
|
作者
Tian, Yaoling [1 ,2 ]
Zhang, Jian [3 ]
Huang, Kun [1 ,2 ]
Jiang, Jun [1 ,2 ]
Lin, Changxing [1 ,2 ]
机构
[1] China Acad Engn Phys, Microsyst & Terahertz Res Ctr, Chengdu 610299, Peoples R China
[2] China Acad Engn Phys, Inst Elect Engn, Mianyang 621900, Sichuan, Peoples R China
[3] Univ Elect Sci & Technol China, Sch Elect Sci & Engn, Chengdu 610054, Peoples R China
关键词
Power generation; Topology; Wireless communication; Schottky diodes; Degradation; Physics; Packaging; 3-D stacked; balanced; frequency multipliers; power combining; submillimeter-wave; terahertz;
D O I
10.1109/LMWC.2021.3114170
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This letter reports on a compact 110-GHz Schottky diode-based frequency doubler based on 3-D stacked packaging which allows combining four discrete multiplying circuits. The proposed architecture could increase the power handling capabilities by a factor of 4 compared with the traditional balanced doubler with drastically reduced electrical path length. Meanwhile, the whole circuit is composed of two critical submodules which can be evaluated separately to minimize the manually assembly and fabrication imbalances. The doubler is designed to operate in the 100-115-GHz band, which can deliver a peak power of 407 mW at 112 GHz when pumped with powers over 1.3 W. Besides, the measured conversion efficiency is roughly 82.6% of that of the single doubler, which directly proves the low combination losses of this architecture.
引用
收藏
页码:76 / 79
页数:4
相关论文
共 50 条
  • [1] 3-D stacked wafer-level packaging
    Savastiouk, Sergey, 2000, IHS Publ Group, Libertyville, IL, United States (09):
  • [2] Reliability study of 3-D stacked structures
    Heikkilä, R
    Tanskanen, J
    Ristolainen, EO
    52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 1449 - 1453
  • [3] High frequency electrical model of through wafer via for 3-D stacked chip packaging
    Ryu, Chunghyun
    Lee, Jiwang
    Lee, Hyein
    Lee, Kwangyong
    Oh, Taesung
    Kim, Joungho
    ESTC 2006: 1ST ELECTRONICS SYSTEMINTEGRATION TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2006, : 215 - +
  • [4] Numerical optimization of silicon stacked module for 3-D packaging applications
    Institute of High-Performance Computing, A STAR, Singapore Science Park II, Singapore 117528, Singapore
    不详
    J. Microelectron. Electron. Packag., 2008, 2 (68-76):
  • [5] Inductance Modeling of Interconnections in 3-D Stacked-Chip Packaging
    Qu, Chenbing
    Liu, Yang
    Liu, Xiaoxian
    Zhu, Zhangming
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2018, 28 (04) : 281 - 283
  • [6] Compact Harmonic Suppression Low-Pass Filters With Stacked Dual RDL Structures Using 3-D Glass-Based Advanced Packaging Technology
    Zhang, Qi
    Cao, Yazi
    Wang, Gaofeng
    IEEE MICROWAVE AND WIRELESS TECHNOLOGY LETTERS, 2025, 35 (01): : 47 - 50
  • [7] A 3-D stacked chip packaging solution for miniaturized massively parallel processing
    Lea, RM
    Jalowiecki, IP
    Boughton, DK
    Yamaguchi, JS
    Pepe, AA
    Ozguz, VH
    Carson, JC
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 1999, 22 (03): : 424 - 432
  • [8] Packaging and assembly of 3-D silicon stacked module for image sensor application
    Yoon, Seung Wook
    Ganesh, V. P.
    Lim, Samuel Yak Long
    Kripesh, Vaidyanathan
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2008, 31 (03): : 519 - 526
  • [9] Investigation of the characteristics of overhang bonding for 3-D stacked dies in microelectronics packaging
    Li, Junhui
    Deng, Luhua
    Ma, Bangke
    Liu, Ling Gang
    Wang, Fuliang
    Han, Lei
    MICROELECTRONICS RELIABILITY, 2011, 51 (12) : 2236 - 2242
  • [10] Stable and compact inductance modeling of 3-D interconnect structures
    Li, Hong
    Balakrishnan, Venkataramanan
    Koh, Cheng-Kok
    IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, ICCAD, 2006, : 169 - +