共 50 条
- [1] 3-D stacked wafer-level packaging Savastiouk, Sergey, 2000, IHS Publ Group, Libertyville, IL, United States (09):
- [2] Reliability study of 3-D stacked structures 52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 1449 - 1453
- [3] High frequency electrical model of through wafer via for 3-D stacked chip packaging ESTC 2006: 1ST ELECTRONICS SYSTEMINTEGRATION TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2006, : 215 - +
- [4] Numerical optimization of silicon stacked module for 3-D packaging applications J. Microelectron. Electron. Packag., 2008, 2 (68-76):
- [6] Compact Harmonic Suppression Low-Pass Filters With Stacked Dual RDL Structures Using 3-D Glass-Based Advanced Packaging Technology IEEE MICROWAVE AND WIRELESS TECHNOLOGY LETTERS, 2025, 35 (01): : 47 - 50
- [7] A 3-D stacked chip packaging solution for miniaturized massively parallel processing IEEE TRANSACTIONS ON ADVANCED PACKAGING, 1999, 22 (03): : 424 - 432
- [8] Packaging and assembly of 3-D silicon stacked module for image sensor application IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2008, 31 (03): : 519 - 526
- [10] Stable and compact inductance modeling of 3-D interconnect structures IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, ICCAD, 2006, : 169 - +