Operating system integration and performance of a multi stream cipher architecture for reconfigurable system-on-chip

被引：0
作者：
Wee, C. M. [1 ]
Sutton, P. R. [1 ]
Bergmann, N. W. [1 ]
机构：
[1] Univ Queensland, Sch Informat Technol & Elect Engn, Brisbane, Qld 4072, Australia
来源：
FCCM 2007: 15TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS | 2007年
关键词：
D O I：
10.1109/FCCM.2007.19
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper describes the integration and performance of a multi-stream cipher core with a uClinux Microblaze based reconfigurable System-on-Chip that uses the. Open Crypto Framework. This allows applications to access the multi stream cipher core via kernel space calls.
引用
收藏
页码：283 / +
页数：2
相关论文
共 50 条
  • [41] An efficient bus architecture for system-on-chip design
    Cordan, B
    PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1999, : 623 - 626
  • [42] An embedded DRAM macro architecture for system-on-chip
    Sunaga, T
    Hosokawa, K
    Watanabe, S
    Mori, M
    CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2001, 26 (3-4): : 131 - 134
  • [43] RtrASSoc - An adaptable superscalar reconfigurable system-on-chip the simulator
    Silva, JL
    Costa, RM
    Jorge, GHR
    3RD IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2003, : 196 - 200
  • [44] Non-Rectangular Reconfigurable Cores for System-on-Chip
    Alves, Pedro
    Ferreira, Joao Canas
    VLSI CIRCUITS AND SYSTEMS IV, 2009, 7363
  • [45] A configurable system-on-chip architecture for embedded devices
    Wallner, S
    ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2004, 3189 : 58 - 71
  • [46] Efficient bus architecture for system-on-chip design
    Cordan, Bill
    Proceedings of the Custom Integrated Circuits Conference, 1999, : 623 - 626
  • [47] GPS receiver prototype for integration into system-on-chip
    Rabaeijs, A
    Grosso, D
    Huang, X
    Qi, D
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2003, 49 (01) : 48 - 58
  • [48] An embedded DRAM macro architecture for system-on-chip
    Sunaga, Toshio
    Hosokawa, Kohji
    Watanabe, Shinpei
    Mori, Masaya
    Canadian Journal of Electrical and Computer Engineering, 2001, 26 (3-4) : 131 - 134
  • [49] MediaSoC: A system-on-chip architecture for multimedia application
    Liu, P
    Wang, WD
    Xiao, ZB
    Lai, LY
    Teng, ZW
    Yu, GJ
    Yao, YB
    Chen, KM
    Jiang, ZD
    Zhang, YX
    Zhou, J
    Cai, WG
    Zhai, ZB
    Shi, C
    Yao, QD
    PROCEEDINGS OF 2005 IEEE INTERNATIONAL WORKSHOP ON VLSI DESIGN AND VIDEO TECHNOLOGY, 2005, : 161 - 164
  • [50] Field configurable system-on-chip device architecture
    Knapp, S
    Tavana, D
    PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, : 155 - 158
12345