Thermosonic direct Cu pillar bonding for 3D die stacking

被引:12
|
作者
Roshanghias, A. [1 ]
Rodrigues, A. [1 ,2 ]
Schwarz, S. [3 ]
Steiger-Thirsfeld, A. [3 ]
机构
[1] Silicon Austria Labs GmbH, Europastr 12, A-9524 Villach, Austria
[2] Fed Inst Santa Catarina, Florianopolis, SC, Brazil
[3] Vienna Univ Technol, USTEM, Wiedner Hauptstr 8-10, A-1060 Vienna, Austria
来源
SN APPLIED SCIENCES | 2020年 / 2卷 / 06期
关键词
3D integration; Thermosonic bonding; Die stacking; Chip-to-wafer bonding; Direct Cu bonding; LOW-TEMPERATURE;
D O I
10.1007/s42452-020-2887-9
中图分类号
O [数理科学和化学]; P [天文学、地球科学]; Q [生物科学]; N [自然科学总论];
学科分类号
07 ; 0710 ; 09 ;
摘要
The emerging 3D IC stacking technology as one of the main platforms for 3D integration gains significant performance advantages by using copper (Cu) pillar interconnections. Although thermocompression Cu bonding offers reliable interconnections with demonstrated bond stability at high temperatures, it requires high pressures, high temperatures and long process time. As an alternative to thermocompression bonding, thermosonic flip-chip bonding of Cu-pillared silicon chips is studied here. By exploiting ultrasonic energy and inducing mechanical vibrations, which promotes the interfacial atomic diffusion, Cu-to-Cu bonding was facilitated in significantly lower bonding forces (3-6 MPa), shorter process windows (300-500 ms) and lower thermal budgets (140-240 degrees C). In this study, thermosonic bonding parameters (i.e., ultrasonic energy, bonding temperature and pressure) were optimized for Cu-pillared chips. The bonded samples were further characterized by die shear strength analysis and interfacial microscopy. It was found that thermosonic bonding can be regarded as a substitute for thermocompression bonding with enhanced bonding strength and invisible Cu interfaces. It was also proposed that thermosonic flip-chip bonding of Cu pillars can be utilized for die-to-wafer integration either as a single process or as a tacking process combined with a global post-processing.
引用
收藏
页数:9
相关论文
共 50 条
  • [1] Thermosonic direct Cu pillar bonding for 3D die stacking
    A. Roshanghias
    A. Rodrigues
    S. Schwarz
    A. Steiger-Thirsfeld
    SN Applied Sciences, 2020, 2
  • [2] 3D Stacking Using Cu-Cu Direct Bonding for 40um Pitch and Beyond
    Hu, Y. H.
    Liu, C. S.
    Lii, M. J.
    La Manna, A.
    Rebibis, K. J.
    Zhao, M.
    Beyne, E.
    Yu, C. H.
    2012 4TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2012,
  • [3] Cu-Cu Hybrid Bonding as Option for 3D IC Stacking
    Hu, Y. H.
    Liu, C. S.
    Lii, M. J.
    Rebibis, K. J.
    Jourdain, A.
    La Manna, A.
    Beyne, E.
    Yu, C. H.
    2012 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2012,
  • [4] The effect of plasma pre-cleaning on the Cu-Cu direct bonding for 3D chip stacking.
    Kim, Jae-Won
    Kim, Kwang-Seup
    Lee, Hak-Joo
    Kim, Hee-yeon
    Park, Young-Bae
    Hyun, Seungmin
    2011 18TH IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2011,
  • [5] Simultaneous Cu-Cu and compliant dielectric bonding for 3D stacking of ICs
    Jourdain, A.
    Stoukatch, S.
    De Moor, P.
    Ruythooren, W.
    Pargfrieder, S.
    Swinnen, B.
    Beyne, E.
    PROCEEDINGS OF THE IEEE 2007 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2007, : 207 - +
  • [6] Full Characterization of Cu/Cu Direct Bonding for 3D Integration
    Taibi, Rachid
    Di Cioccio, Lea
    Chappaz, Cedrick
    Chapelon, Laurent-Luc
    Gueguen, Pierric
    Dechamp, Jerome
    Fortunier, Roland
    Clavelier, Laurent
    2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 219 - 225
  • [7] Die stacking (3D) microarchitecture
    Black, Bryan
    Annavaram, Murali
    Brekelbaum, Ned
    DeVale, John
    Jiang, Lei
    Loh, Gabriel H.
    McCauley, Don
    Morrow, Pat
    Nelson, Donald W.
    Pantuso, Daniel
    Reed, Paul
    Rupley, Jeff
    Shankar, Sadasivan
    Shen, John
    Webb, Clair
    MICRO-39: PROCEEDINGS OF THE 39TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, 2006, : 469 - +
  • [8] Challenges in 3D Die Stacking
    Grafe, Juergen
    Wahrmund, Wieland
    Dobritz, Stephan
    Wolf, Juergen
    Lang, Klaus-Dieter
    2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 873 - 877
  • [9] Wafer level Cu-Cu direct bonding for 3D integration
    Kim, Sarah Eunkyung
    Kim, Sungdong
    MICROELECTRONIC ENGINEERING, 2015, 137 : 158 - 163
  • [10] Cu Pillar Low Temperature Bonding and Interconnection Technology of for 3D RF Microsystem
    Shi, G. X.
    Qian, K. Q.
    Huang, M.
    Yu, Y. W.
    Zhu, J.
    19TH ANNUAL CONFERENCE AND 8TH INTERNATIONAL CONFERENCE OF CHINESE SOCIETY OF MICRO/NANO TECHNOLOGY (CSMNT2017), 2018, 986