Design-Oriented All-Regime All-Region 7-Parameter Short-Channel MOSFET Model Based on Inversion Charge

被引:14
作者
Pino-Monroy, Dayana A. [1 ,2 ]
Scheer, Patrick [1 ]
Bouchoucha, Mohamed Khalil [1 ,2 ]
Galup-Montoro, Carlos [3 ]
Barragan, Manuel J. [2 ]
Cathelin, Philippe [1 ]
Fournier, Jean-Michel [2 ]
Cathelin, Andreia [1 ]
Bourdel, Sylvain [2 ]
机构
[1] STMicroelectronics, F-38920 Crolles, France
[2] Univ Grenoble Alpes, TIMA Lab, Grenoble INP, CNRS, F-38000 Grenoble, France
[3] Univ Fed Santa Catarina, Dept Elect & Elect Engn, BR-88040900 Florianopolis, SC, Brazil
关键词
Analytical MOSFET modeling; charge-based MOSFET model; design-oriented MOSFET model; inversion coefficient; nonlinear distortion; short-channel effects; 28 nm FD-SOI; TRANSISTOR MODEL; COMPACT MODEL; LOW-VOLTAGE; LETI-UTSOI2.1;
D O I
10.1109/ACCESS.2022.3198644
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a 7-parameter analytical model of the MOS transistor based on the inversion charge targeted at the development of simplified analytical circuit design methodologies that take into account the physics of the MOS transistor. The proposed design-oriented model allows for the first time to describe both the main short-channel effects of advanced nanometric technologies and the dependence of the transistor drain current on the drain voltage, while the model remains valid for all bias regimes (from weak to strong inversion) and for all operating regions (linear and saturated). A simple procedure based on the device physics is proposed to estimate the transistor model parameters for a given technology. Furthermore, analytical expressions of the current derivatives are developed targeting different design scenarios. The accuracy of the proposed model is validated by direct comparison to silicon measurements of N-MOS transistors in 28 nm FD-SOI technology for channel width of 1 mu m and channel lengths of 30 nm, 60 nm and 150 nm, and also to simulations performed with an industry-standard compact model.
引用
收藏
页码:86270 / 86285
页数:16
相关论文
共 29 条
[1]   Bridging the Gap between Design and Simulation of Low-Voltage CMOS Circuits [J].
Adornes, Cristina Missel ;
Alves Neto, Deni Germano ;
Schneider, Marcio Cherem ;
Galup-Montoro, Carlos .
JOURNAL OF LOW POWER ELECTRONICS AND APPLICATIONS, 2022, 12 (02)
[2]  
Agarwal H, 2020, 2020 4 IEEE EL DEV T, P1
[3]   Charge-Based Distortion Analysis of Nanoscale MOSFETs [J].
Chicco, Francesco ;
Pezzotta, Alessandro ;
Enz, Christian C. .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (02) :453-462
[4]   An MOS transistor model for analog circuit design [J].
Cunha, AIA ;
Schneider, MC ;
Galup-Montoro, C .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (10) :1510-1519
[5]   Design-oriented Model for Nonlinearities in MOSFETs [J].
da Silva, P. D. ;
Galup-Montoro, C. ;
Schneider, M. C. ;
de Sousa, F. Rangel .
2008 JOINT IEEE NORTH-EAST WORKSHOP ON CIRCUITS AND SYSTEMS AND TAISA CONFERENCE, 2008, :153-+
[6]   Nanoscale MOSFET Modeling: Part 2: Using the Inversion Coefficient as the Primary Design Parameter [J].
Enz C. ;
Chicco F. ;
Pezzotta A. .
IEEE Solid-State Circuits Magazine, 2017, 9 (04) :73-81
[7]   Nanoscale MOSFET Modeling: Part 1: The Simplified EKV Model for the Design of Low-Power Analog Circuits [J].
Enz C. ;
Chicco F. ;
Pezzotta A. .
IEEE Solid-State Circuits Magazine, 2017, 9 (03) :26-35
[8]   An MOS transistor model for RF IC design valid in all regions of operation [J].
Enz, C .
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2002, 50 (01) :342-359
[9]  
Enz C, 2006, Charge Based MOS Transistor Modeling
[10]   AN ANALYTICAL MOS-TRANSISTOR MODEL VALID IN ALL REGIONS OF OPERATION AND DEDICATED TO LOW-VOLTAGE AND LOW-CURRENT APPLICATIONS [J].
ENZ, CC ;
KRUMMENACHER, F ;
VITTOZ, EA .
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1995, 8 (01) :83-114