An Output Capacitor-Less Low-Dropout Regulator with 0-100 mA Wide Load Current Range

被引：8

作者：

Park, Jihoon ^{[1
]}

Ko, Woong-Joon ^{[2
]}

Kang, Dong-Seok ^{[1
]}

Lee, Yoonmyung ^{[1
]}

Chun, Jung-Hoon ^{[1
]}

机构：

[1] Sungkyunkwan Univ, Coll Informat & Commun Engn, Suwon 16419, South Korea

[2] Samsung Elect Co Ltd, Hwaseong 18448, South Korea

来源：

ENERGIES | 2019年 / 12卷 / 02期

基金：

新加坡国家研究基金会;

关键词：

low-dropout regulator; flipped voltage follower; wide load current range; output capacitor-less low-dropout regulator; POWER MANAGEMENT; LDO; SOC; DVS;

D O I：

10.3390/en12020211

中图分类号：

TE [石油、天然气工业]; TK [能源与动力工程];

学科分类号：

0807 ; 0820 ;

摘要：

An output capacitor-less low-dropout (OCL-LDO) regulator with a wide range of load currents is proposed in this study. The structure of the proposed regulator is based on the flipped-voltage-follower LDO regulator. The feedback loop of the proposed regulator consists of two stages. The second stage is turned on or off depending on the variation in the output load current. Hence, the regulator can retain a phase margin at a wide range of load currents. The proposed regulator exhibits a better regulation performance compared to the ones in previous studies. The test chip is fabricated using a 65-nm CMOS process.

引用

收藏

页数：13

相关论文

共 16 条

[1]

Chen H., 2010, P 2010 IEEE INT C EL

[2] A 0.9-μA Quiescent Current Output-Capacitorless LDO Regulator With Adaptive Power Transistors in 65-nm CMOS [J].

Chong, Sau Siong ;

Chan, Pak Kwong .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2013, 60 (04) :1072-1081

[3] A 6-μW Chip-Area-Efficient Output-Capacitorless LDO in 90-nm CMOS Technology [J].

Guo, Jianping ;

Leung, Ka Nang .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (09) :1896-1905

[4] Area-efficient linear regulator with ultra-fast load regulation [J].

Hazucha, P ;

Karnik, T ;

Bloechel, BA ;

Parsons, C ;

Finan, D ;

Borkar, S .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (04) :933-940

[5]

Kastrinogiannis T, 2008, LECT NOTES COMPUT SC, V5198, P307, DOI 10.1007/978-3-540-85209-4_24

[6] Enabling Wide Autonomous DVFS in a 22 nm Graphics Execution Core Using a Digitally Controlled Fully Integrated Voltage Regulator [J].

Kim, Stephen T. ;

Shih, Yi-Chun ;

Mazumdar, Kaushik ;

Jain, Rinkle ;

Ryan, Joseph F. ;

Tokunaga, Carlos ;

Augustine, Charles ;

Kulkarni, Jaydeep P. ;

Ravichandran, Krishnan ;

Tschanz, James W. ;

Khellah, Muhammad M. ;

De, Vivek .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (01) :18-30

[7] A Fully-Integrated 3-Level DC-DC Converter for Nanosecond-Scale DVFS [J].

Kim, Wonyoung ;

Brooks, David ;

Wei, Gu-Yeon .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (01) :206-219

[8] A Low Quiescent Current Asynchronous Digital-LDO With PLL-Modulated Fast-DVS Power Management in 40 nm SoC for MIPS Performance Improvement [J].

Lee, Yu-Huei ;

Peng, Shen-Yu ;

Chiu, Chao-Chang ;

Wu, Alex Chun-Hsien ;

Chen, Ke-Horng ;

Lin, Ying-Hsi ;

Wang, Shih-Wei ;

Tsai, Tsung-Yen ;

Huang, Chen-Chih ;

Lee, Chao-Cheng .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (04) :1018-1030

[9] A Near-Optimum Dynamic Voltage Scaling (DVS) in 65-nm Energy-Efficient Power Management With Frequency-Based Control (FBC) for SoC System [J].

Lee, Yu-Huei ;

Chiu, Chao-Chang ;

Peng, Shen-Yu ;

Chen, Ke-Horng ;

Lin, Ying-Hsi ;

Lee, Chao-Cheng ;

Huang, Chen-Chih ;

Tsai, Tsung-Yen .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (11) :2563-2575

[10] A Fully-Integrated Low-Dropout Regulator With Full-Spectrum Power Supply Rejection [J].

Lu, Yan ;

Wang, Yipeng ;

Pan, Quan ;

Ki, Wing-Hung ;

Yue, C. Patrick .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (03) :707-716