Warpage simulation for the reconstituted wafer used in fan-out wafer level packaging

被引:52
作者
Chiu, Tz-Cheng [1 ]
Yeh, En-Yu [1 ]
机构
[1] Natl Cheng Kung Univ, Dept Mech Engn, Tainan, Taiwan
关键词
System-in-package; Epoxy molding compound; Cure kinetics; Viscoelastic; Process simulation; PREDICTION; EVOLUTION; CURE;
D O I
10.1016/j.microrel.2017.11.008
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Fan-out packaging technology involves processing redistribution interconnects on reconstituted wafer, which takes the form of an array of silicon dies embedded in epoxy molding compound (EMC). Yields of the redistribution interconnect processes are significantly affected by the warpage of the reconstituted wafer. The warpage can be attributed to the crosslinking reaction and viscoelastic relaxation of the EMC, and to the thermal expansion mismatch between dissimilar materials during the reconstitution thermal processes. In this study, the coupled chemical-thermomechanical deformation mechanism of a commercial EMC was characterized and incorporated in a finite element model for considering the warpage evolution during the reconstitution thermal processes. Results of the analyses indicate that the warpage is strongly influenced by the volume percentage of Si in the reconstituted wafer and the viscoelastic relaxation of the EMC. On the other hand, contribution from the chemical shrinkage of the commercial EMC on warpage is insignificant. As such, evaluations based on the comprehensive chemical-thermomechanical model considering the full process history can be approximated by the estimations from a simplified viscoelastic warpage model considering only the thermal excursion.
引用
收藏
页码:14 / 23
页数:10
相关论文
共 23 条
[1]  
[Anonymous], 2010, 2010 INT C E PROD E, DOI DOI 10.1109/ICEEE.2010.5661040
[2]  
[Anonymous], MATLAB REL 2012B
[3]  
[Anonymous], 2017, ANSYS VERS 18 1
[4]  
Azemar J., 2016, FAN OUT TECHNOLOGIES
[5]  
Braun T, 2014, ELEC COMP C, P940, DOI 10.1109/ECTC.2014.6897401
[6]   Study on Process Induced Wafer Level Warpage of Fan-Out Wafer Level Packaging [J].
Che, F. X. ;
Ho, David ;
Ding, Mian Zhi ;
MinWoo, Daniel Rhee .
2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, :1879-1885
[7]   Time-domain viscoelastic constitutive model based on concurrent fitting of frequency-domain characteristics [J].
Chiu, Tz-Cheng ;
Lee, Bo-Sheng ;
Huang, Dong-Yi ;
Yang, Yu-Ting ;
Tseng, Yi-Hsiu .
MICROELECTRONICS RELIABILITY, 2015, 55 (11) :2336-2344
[8]   Warpage evolution of overmolded ball grid array package during post-mold curing thermal process [J].
Chiu, Tz-Cheng ;
Huang, Hong-Wei ;
Lai, Yi-Shao .
MICROELECTRONICS RELIABILITY, 2011, 51 (12) :2263-2273
[9]   Effects of Curing and Chemical Aging on Warpage-Characterization and Simulation [J].
Chiu, Tz-Cheng ;
Kung, Che-Li ;
Huang, Hong-Wei ;
Lai, Yi-Shao .
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2011, 11 (02) :339-348
[10]  
Chong SC, 2010, EL PACKAG TECH CONF, P527, DOI 10.1109/EPTC.2010.5702696