共 20 条
- [1] Characterization of overlay mark fidelity [J]. METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XVII, PTS 1 AND 2, 2003, 5038 : 437 - 444
- [2] Performance study of new segmented overlay marks for advanced wafer processing [J]. METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XVII, PTS 1 AND 2, 2003, 5038 : 453 - 463
- [3] ADEL M, 2007, P SPIE, V6518
- [4] Adel M., 2004, IEEE T SEMICONDUCTOR
- [5] ARNOLD WH, 2007, P SPIE, V6518
- [6] Evaluation of new in-chip and arrayed line overlay target designs [J]. METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XVIII, PTS 1 AND 2, 2004, 5375 : 395 - 402
- [7] AUSSCHMITT CP, 2006, P SPIE, V6152
- [8] A new approach to pattern metrology [J]. METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XVIII, PTS 1 AND 2, 2004, 5375 : 51 - 65
- [9] Light diffraction based overlay measurement [J]. METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XV, 2001, 4344 : 222 - 233
- [10] Overlay mark performance: a simulation study [J]. Metrology, Inspection, and Process Control for Microlithography XIX, Pts 1-3, 2005, 5752 : 449 - 458