Reliability Improvement on SRAM Physical Unclonable Function (PUF) Using an 8T Cell in 28 nm FDSOI

被引:6
|
作者
Su, Zexin [1 ,2 ]
Li, Bo [1 ]
Zhang, Weidong [1 ]
Gao, Jiantou [1 ]
Su, Xiaohui [1 ]
Zhang, Gang [1 ]
Ren, Hongyu [1 ,2 ]
Lu, Peng [1 ]
Liu, Fanyu [1 ]
Zhao, Fazhan [1 ]
Li, Shi [3 ]
机构
[1] Chinese Acad Sci, Inst Microelect, Key Lab Sci & Technol Silicon Devices, Beijing 100029, Peoples R China
[2] Univ Chinese Acad Sci, Beijing 100049, Peoples R China
[3] Natl Inst Metrol, Beijing 100029, Peoples R China
基金
中国国家自然科学基金;
关键词
Random access memory; Physical unclonable function; Bit error rate; Reliability; Radiation effects; MOSFET; Standards; Bit error rate (BER); fully depleted silicon on insulator (FDSOI); interchip Hamming distance (HD); physical unclonable function (PUF); static random access memory (SRAM); total ionizing dose (TID); LOW-POWER;
D O I
10.1109/TNS.2021.3126587
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An 8T cell is proposed to improve reliability and radiation tolerance of the static random access memory (SRAM) physical unclonable function (PUF) which is formed by adding two cascode pMOS transistors biased at the ON-state to standard 6T cell. Two custom SRAM PUFs in the same batch consisting of 6T cells and 8T cells using the 28 nm fully depleted silicon on insulator (FDSOI) process were used to evaluate the characteristics with respect to bit error rate (BER) and interchip Hamming distance (HD) with an increase in Co-60 total ionizing dose (TID), various supply voltages, ramp-up time, and temperature. According to the experimental result, the BER of the proposed SRAM PUF decreased by 2x under various conditions with better radiation tolerance compared with the 6T one. Both kinds of SRAM PUF have similar interchip HD closed to 50%, but the proposed prototype has less variation, thanks to better reliability. When supply voltage, ramp-up time, and temperature conditions were set to 400 mV, 100 ms, and 25 degrees C, respectively, the proposed SRAM PUF can achieve the lowest BER of only 0.72%. Some design tips of reliable and rad-hard SRAM PUF are given as design guidance.
引用
收藏
页码:333 / 339
页数:7
相关论文
共 50 条
  • [1] SEU tolerance improvement in 22 nm UTBB FDSOI SRAM based on a simple 8T hardened cell
    Cai, C.
    Zhao, P. X.
    Xu, L. W.
    Liu, T. Q.
    Li, D. Q.
    Ke, L. Y.
    He, Z.
    Liu, J.
    MICROELECTRONICS RELIABILITY, 2019, 100
  • [2] An 8T SRAM With On-Chip Dynamic Reliability Management and Two-Phase Write Operation in 28-nm FDSOI
    Lee, Zhao Chuan
    Siddiqui, M. Sultan M.
    Kong, Zhi-Hui
    Kim, Tony Tae-Hyoung
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019, 54 (07) : 2091 - 2101
  • [3] An 8T SRAM with BTI-Aware Stability Monitor and Two-Phase Write Operation for Cell Stability Improvement in 28-nm FDSOI
    Lee, Zhao Chuan
    Siddiqui, M. Sultan M.
    Kong, Zhi Hui
    Kim, Tony Tae-Hyoung
    ESSCIRC CONFERENCE 2016, 2016, : 437 - 440
  • [4] MIXED-SINGLE WELL 8T SRAM BITCELL FOR WIDE VOLTAGE RANGE IN 28NM FDSOI
    Makosiej, Adam
    Planes, N.
    Ranica, R.
    Ciampolini, L.
    Thomas, Olivier
    2014 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), 2014,
  • [5] A novel 90nm 8T SRAM cell with enhanced stability
    Sil, Abhijit
    Ghosh, Soumik
    Bayoumi, Magdy
    2007 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2007, : 242 - +
  • [6] Design of 8T SRAM using 14nm FINFET Technology
    Vemula, Panduranga
    Dhar, Rudra Sankar
    PRZEGLAD ELEKTROTECHNICZNY, 2022, 98 (10): : 40 - 43
  • [7] Comparison of 6T and 8T SRAM Cell with Parameters at 45 nm Technology
    Sharma, Joshika
    Khandelwal, Saurabh
    Akashe, Shyam
    ADVANCES IN OPTICAL SCIENCE AND ENGINEERING, 2015, 166 : 263 - 267
  • [8] A 22-nm FDSOI 8T SRAM Based Time-Domain CIM for Energy-Efficient DNN Accelerators
    Zhou, Yongliang
    Cheng, Zuo
    Lit, Han
    Xiong, Tianzhu
    Wang, Bo
    2022 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, APCCAS, 2022, : 501 - 504
  • [9] A Sub-threshold Eight Transistor (8T) SRAM Cell Design for Stability Improvement
    Kushwah, C. B.
    Vishvakarma, S. K.
    2014 IEEE INTERNATIONAL CONFERENCE ON IC DESIGN & TECHNOLOGY (ICICDT), 2014,
  • [10] A sequence dependent challenge-response PUF using 28nm SRAM 6T bit cell
    Jeloka, Supreet
    Yang, Kaiyuan
    Orshansky, Michael
    Sylvester, Dennis
    Blaauw, David
    2017 SYMPOSIUM ON VLSI CIRCUITS, 2017, : C270 - C271