Two-Step Optimization Approach for the Design of Multiplierless Linear-Phase FIR Filters

被引:12
|
作者
Ye, Wen Bin [1 ]
Yu, Ya Jun [1 ]
机构
[1] Nanyang Technol Univ, Sch Elect & Elect Engn, Singapore 639798, Singapore
关键词
Average adder depth (AAD); finite impulse response (FIR); low hardware cost; multiplierless; polynomial time; POLYNOMIAL-TIME ALGORITHM; DISCRETE COEFFICIENTS; EFFICIENT;
D O I
10.1109/TCSI.2015.2415178
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Deterministic tree search algorithms for the design of multiplierless linear phase finite impulse response filters are generally time consuming. Many researches therefore focus on how to restrict the number of discrete values assigned to each coefficient during a tree search. In this paper, a two-step tree search algorithm is proposed. In the first step, a polynomial-time tree search algorithm where each coefficient is fixed to a single one discrete value is introduced. Since the synthesis of large coefficients is dominant in the hardware cost over small coefficients, in the second step optimization, the small coefficients obtained in the first step is kept unaltered and the large coefficients are further divided into several groups and the coefficients are optimized group by group alternatingly. Such a two-step search strategy maximally utilizes the limited computational resources and can achieve lower hardware cost design in a shorter design time, compared with existing algorithms.
引用
收藏
页码:1279 / 1287
页数:9
相关论文
共 50 条
  • [1] Design of High-Speed Multiplierless Linear-Phase FIR Filters
    Ye, Wen Bin
    Lou, Xin
    Yu, Ya Jun
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 2964 - 2967
  • [2] Design of Low-Power Multiplierless Linear-Phase FIR Filters
    Ye, Wen Bin
    Lou, Xin
    Yu, Ya Jun
    IEEE ACCESS, 2017, 5 : 23466 - 23472
  • [3] MULTIPLIERLESS STRUCTURE FOR MAXIMALLY FLAT LINEAR-PHASE FIR FILTERS
    SAMADI, S
    COOKLEV, T
    NISHIHARA, A
    FUJII, N
    ELECTRONICS LETTERS, 1993, 29 (02) : 184 - 185
  • [4] A design flow for multiplierless linear-phase FIR filters: From system specification to Verilog code
    Jheng, KY
    Jou, SJ
    Wu, AY
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5, PROCEEDINGS, 2004, : 293 - 296
  • [5] Comparison of Multiplierless Implementation of Nonlinear-Phase Versus Linear-Phase FIR filters
    Abbas, Muhammad
    Qureshi, Fahad
    Sheikh, Zaka Ullah
    Gustafsson, Oscar
    Johansson, Hakan
    Johansson, Kenny
    2008 42ND ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1-4, 2008, : 598 - 601
  • [6] DESIGN OF LINEAR-PHASE FIR NOTCH FILTERS
    YU, TH
    MITRA, SK
    BABIC, H
    SADHANA-ACADEMY PROCEEDINGS IN ENGINEERING SCIENCES, 1990, 15 : 133 - 155
  • [7] A Polynomial-Time Algorithm for the Design of Multiplierless Linear-Phase FIR Filters with Low Hardware Cost
    Ye, Wen Bin
    Yu, Ya Jun
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 970 - 973
  • [8] UNIFIED APPROACH TO DESIGN OF OPTIMUM FIR LINEAR-PHASE DIGITAL FILTERS
    MCCLELLAN, JH
    PARKS, TW
    IEEE TRANSACTIONS ON CIRCUIT THEORY, 1973, CT20 (06): : 697 - 701
  • [9] FINITE PRECISION DESIGN OF LINEAR-PHASE FIR FILTERS
    LAWRENCE, VB
    SALAZAR, AC
    BELL SYSTEM TECHNICAL JOURNAL, 1980, 59 (09): : 1575 - 1598
  • [10] Design of linear-phase FIR filters using support vector regression approach
    Santamaría, I
    ELECTRONICS LETTERS, 2003, 39 (19) : 1422 - 1423