High Performance Pipelined FPGA Implementation of the SHA-3 Hash Algorithm

被引：0

作者：

Ioannou, Lenos ^{[1
]}

Michail, Harris E. ^{[1
]}

Voyiatzis, Artemios G. ^{[2
]}

机构：

[1] Cyprus Univ Technol, Dept Elect Engn Comp Engn & Informat, CY-3036 Lemesos, Cyprus

[2] SBA Res, Vienna, Austria

来源：

2015 4TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO) | 2015年

关键词：

SHA-3; hash algorithm; FPGA; pipeline; high performance;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

The SHA-3 cryptographic hash algorithm is standardized in FIPS 202. We present a pipelined hardware architecture supporting all the four SHA-3 modes of operation and a high-performance implementation for FPGA devices that can support both multi-block and multi-message processing. Experimental results on different FPGA devices validate that the proposed design achieves significant throughput improvements compared to the available literature.

引用

页码：68 / 71

页数：4

共 50 条

[41] FPGA-based implementation alternatives for the inner loop of the Secure Hash Algorithm SHA-256
Algredo-Badillo, I.
Feregrino-Uribe, C.
Cumplido, R.
Morales-Sandoval, M.
MICROPROCESSORS AND MICROSYSTEMS, 2013, 37 (6-7) : 750 - 757
[42] Enhancing the Hardware Pipelining Optimization Technique of the SHA-3 via FPGA
Sideris, Argyrios
Dasygenis, Minas
COMPUTATION, 2023, 11 (08)
[43] Design Approach and Implementation of Application Specific Instruction Set Processor for SHA-3 BLAKE Algorithm
Zhang, Yuli
Han, Jun
Weng, Xinqian
He, Zhongzhu
Zeng, Xiaoyang
IEICE TRANSACTIONS ON ELECTRONICS, 2012, E95C (08) : 1415 - 1426
[44] Comparative Analysis of high speed and low area architectures of Blake SHA-3 candidate on FPGA
Arsalan, Muhammad
Aziz, Arshad
10TH INTERNATIONAL CONFERENCE ON FRONTIERS OF INFORMATION TECHNOLOGY (FIT 2012), 2012, : 248 - 253
[45] 基于SHA-3的数字签名FPGA实现
杨亚涛
杨俊明
北京电子科技学院学报, 2013, 21 (04) : 9 - 14
[46] Software Implementation of Standard Hash Algorithm (SHA-3) Keccak on Intel Core-i5 and Cavium Networks Octeon Plus embedded platform
Malik, Aisha
Aziz, Arshad
Kundi, Dur-e-Shahwar
Akhter, Moiz
2013 2ND MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO), 2013,
[47] SHA-3-LPHP: Hardware Acceleration of SHA-3 for Low-Power High-Performance Systems
Akiya, Yuta
Le, Kyle Thomas
Luong, Megan
Wilson, Justin C.
Eddin, Anas Salah
Formicola, Valerio
El-Hadedy, Mohamed
2021 IEEE INTERNATIONAL SYMPOSIUM ON SOFTWARE RELIABILITY ENGINEERING WORKSHOPS (ISSREW 2021), 2021, : 393 - 398
[48] Side Channel Analysis of Some Hash Based MACs: A Response to SHA-3 Requirements
Gauravaram, Praveen
Okeya, Katsuyuki
INFORMATION AND COMMUNICATIONS SECURITY, PROCEEDINGS, 2008, 5308 : 111 - +
[49] Secure Neural Circuits to Mitigate Correlation Power Analysis on SHA-3 Hash Function
Thesing, James
Kudithipudi, Dhireesha
2018 31ST INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2018 17TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES), 2018, : 161 - 166
[50] On the Implementation of McEliece with CCA2 Indeterminacy by SHA-3
Ghosh, Santosh
2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 2804 - 2807

← 1 2 3 4 5 →