High Performance Pipelined FPGA Implementation of the SHA-3 Hash Algorithm

被引：0

作者：

Ioannou, Lenos ^{[1
]}

Michail, Harris E. ^{[1
]}

Voyiatzis, Artemios G. ^{[2
]}

机构：

[1] Cyprus Univ Technol, Dept Elect Engn Comp Engn & Informat, CY-3036 Lemesos, Cyprus

[2] SBA Res, Vienna, Austria

来源：

2015 4TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO) | 2015年

关键词：

SHA-3; hash algorithm; FPGA; pipeline; high performance;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

The SHA-3 cryptographic hash algorithm is standardized in FIPS 202. We present a pipelined hardware architecture supporting all the four SHA-3 modes of operation and a high-performance implementation for FPGA devices that can support both multi-block and multi-message processing. Experimental results on different FPGA devices validate that the proposed design achieves significant throughput improvements compared to the available literature.

引用

页码：68 / 71

页数：4

共 50 条

[31] Performance Analysis of Modified SHA-3
Chandran, Nithin R.
Manuel, Ebin M.
INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ENGINEERING, SCIENCE AND TECHNOLOGY (ICETEST - 2015), 2016, 24 : 904 - 910
[32] SHA-2 and SHA-3 Based Sequence Randomization Algorithm
Nugroho, Kuntoro Adi
Hangga, Arimaz
Sudana, I. Made
2016 2ND INTERNATIONAL CONFERENCE ON SCIENCE AND TECHNOLOGY-COMPUTER (ICST), 2016,
[33] Implementation of Efficient SHA-256 Hash Algorithm for Secure Vehicle Communication using FPGA
Jeong, Chanbok
Kim, Youngmin
2014 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2014, : 224 - 225
[34] Data-Oriented Performance Analysis of SHA-3 Candidates on FPGA Accelerated Computers
Chen, Zhimin
Guo, Xu
Sinha, Ambuj
Schaumont, Patrick
2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 1650 - 1655
[35] An FPGA-based reconfigurable IPSec AH core with efficient implementation of SHA-3 for high speed IoT applications
Rao, Muzaffar
Newe, Thomas
Grout, Ian
Mathur, Avijit
SECURITY AND COMMUNICATION NETWORKS, 2016, 9 (16) : 3282 - 3295
[36] Logically Optimized Smallest FPGA Architecture for SHA-3 Core
Rao, Muzaffar
Newe, Thomas
Aziz, Arshad
COMMUNICATION TECHNOLOGIES, INFORMATION SECURITY AND SUSTAINABLE DEVELOPMENT, 2014, 414 : 195 - 203
[37] FPGA Implementation of Pipelined Blowfish Algorithm
Chatterjee, Swagata Roy
Majumder, Soham
Pramanik, Bodhisatta
Chakraborty, Mohuya
2014 FIFTH INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED), 2014, : 208 - 209
[38] The First 30 Years of Cryptographic Hash Functions and the NIST SHA-3 Competition
Preneel, Bart
TOPICS IN CRYPTOLOGY - CT-RSA 2010, PROCEEDINGS, 2010, 5985 : 1 - 14
[39] Efficient Implementation of SHA-3 Hash Function on 8-Bit AVR-Based Sensor Nodes
Kim, YoungBeom
Choi, Hojin
Seo, Seog Chung
INFORMATION SECURITY AND CRYPTOLOGY, ICISC 2020, 2021, 12593 : 140 - 154
[40] FPGA implementation of SHA-1 algorithm
Dai, ZB
Zhou, N
2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 1321 - 1324

← 1 2 3 4 5 →