High Performance Pipelined FPGA Implementation of the SHA-3 Hash Algorithm

被引：0

作者：

Ioannou, Lenos ^{[1
]}

Michail, Harris E. ^{[1
]}

Voyiatzis, Artemios G. ^{[2
]}

机构：

[1] Cyprus Univ Technol, Dept Elect Engn Comp Engn & Informat, CY-3036 Lemesos, Cyprus

[2] SBA Res, Vienna, Austria

来源：

2015 4TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO) | 2015年

关键词：

SHA-3; hash algorithm; FPGA; pipeline; high performance;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

The SHA-3 cryptographic hash algorithm is standardized in FIPS 202. We present a pipelined hardware architecture supporting all the four SHA-3 modes of operation and a high-performance implementation for FPGA devices that can support both multi-block and multi-message processing. Experimental results on different FPGA devices validate that the proposed design achieves significant throughput improvements compared to the available literature.

引用

页码：68 / 71

页数：4

共 22 条

[1]

[Anonymous], 2014, NIST PUBL

[2]

[Anonymous], 2001, NIST PUBL

[3]

[Anonymous], 2012, J. Inf. Secur, DOI DOI 10.4236/JIS.2012.32008

[4]

[Anonymous], 2002, NIST PUBL

[5]

Athanasiou GS, 2014, 2014 6TH INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS, CONTROL AND SIGNAL PROCESSING (ISCCSP), P538, DOI 10.1109/ISCCSP.2014.6877931

[6]

Baldwin B., 2010, Proceedings 2010 International Conference on Field Programmable Logic and Applications (FPL 2010), P400, DOI 10.1109/FPL.2010.84

[7]

Gaj K., 2012, 2012368 CRYPT EPRINT

[8]

Gholipour A., 2012, INT J ADV COMPUTER S, V2

[9]

Guo X., 2010, NIST 2 SHA 3 CAND C

[10]

Homsirikamol E., 2011, ECR 2 HASH WORKSH 20

← 1 2 3 →