High Performance Pipelined FPGA Implementation of the SHA-3 Hash Algorithm

被引：0

作者：

Ioannou, Lenos ^{[1
]}

Michail, Harris E. ^{[1
]}

Voyiatzis, Artemios G. ^{[2
]}

机构：

[1] Cyprus Univ Technol, Dept Elect Engn Comp Engn & Informat, CY-3036 Lemesos, Cyprus

[2] SBA Res, Vienna, Austria

来源：

2015 4TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO) | 2015年

关键词：

SHA-3; hash algorithm; FPGA; pipeline; high performance;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

The SHA-3 cryptographic hash algorithm is standardized in FIPS 202. We present a pipelined hardware architecture supporting all the four SHA-3 modes of operation and a high-performance implementation for FPGA devices that can support both multi-block and multi-message processing. Experimental results on different FPGA devices validate that the proposed design achieves significant throughput improvements compared to the available literature.

引用

页码：68 / 71

页数：4

共 50 条

[1] HIGH THROUGHPUT PIPELINED FPGA IMPLEMENTATION OF THE NEW SHA-3 CRYPTOGRAPHIC HASH ALGORITHM
Athanasiou, George S.
Makkas, George-Paris
Theodoridis, Georgios
2014 6TH INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS, CONTROL AND SIGNAL PROCESSING (ISCCSP), 2014, : 538 - 541
[2] An FPGA implementation of the SHA-3: The BLAKE Hash Function
Kahri, Fatma
Bouallegue, Belgacem
Machhout, Mohsen
Tourki, Rached
2013 10TH INTERNATIONAL MULTI-CONFERENCE ON SYSTEMS, SIGNALS & DEVICES (SSD), 2013,
[3] High Throughput Design and Implementation of SHA-3 Hash Algorithm
Wu, Xufan
Li, Shuguo
2017 INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2017,
[4] Efficient FPGA Implementation of Secure Hash Algorithm Grostl - SHA-3 Finalist
Rao, M. Muzaffar
Latif, Kashif
Aziz, Arshad
Mahboob, Athar
EMERGING TRENDS AND APPLICATIONS IN INFORMATION COMMUNICATION TECHNOLOGIES, 2012, 281 : 361 - +
[5] Design and implementation of an ASIP for SHA-3 hash algorithm
Mehrabani, Yavar Safaei
Ataie, Roghayeh
Shafiabadi, Mohammad Hossein
Ghasempour, Abolghasem
INTERNATIONAL JOURNAL OF INFORMATION AND COMPUTER SECURITY, 2022, 17 (3-4) : 285 - 309
[6] High Throughput Pipelined Implementation of the SHA-3 Cryptoprocessor
Sideris, Argyrios
Sanida, Theodora
Dasygenis, Minas
2020 32ND INTERNATIONAL CONFERENCE ON MICROELECTRONICS (ICM), 2020, : 182 - 185
[7] Efficient Implementation of KECCAK (SHA-3) Algorithm on FPGA
Aziz, Arshad
Kundi, Dur-e-Shahwar
Rao, Muzaffar
WORLD CONGRESS ON ENGINEERING - WCE 2013, VOL II, 2013, : 1238 - 1241
[8] Secure Hash Algorithm SHA-3
Dirk Fox
Datenschutz und Datensicherheit - DuD, 2013, 37 (2) : 104 - 104
[9] High-performance implementation of an HMAC processor based on SHA-3 Hash function
Li, Junhui
Wu, Liji
Zhang, Xiangmin
2017 INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2017,
[10] Efficient Hardware Implementation of Secure Hash Algorithm (SHA-3) Finalist - Skein
Latif, Kashif
Tariq, Muhammad
Aziz, Arshad
Mahboob, Athar
FRONTIERS IN COMPUTER EDUCATION, 2012, 133 : 933 - 940

← 1 2 3 4 5 →