Density scaling with gate-all-around silicon nanowire MOSFETs for the 10 nm node and beyond

被引：0

作者：

Bangsaruntip, S. ^{[1
]}

Balakrishnan, K. ^{[1
]}

Cheng, S. -L. ^{[1
]}

Chang, J. ^{[1
]}

Brink, M. ^{[1
]}

Lauer, I. ^{[1
]}

Bruce, R. L. ^{[1
]}

Engelmann, S. U. ^{[1
]}

Pyzyna, A. ^{[1
]}

Cohen, G. M. ^{[1
]}

Gignac, L. M. ^{[1
]}

Breslin, C. M. ^{[1
]}

Newbury, J. S. ^{[1
]}

Klaus, D. P. ^{[1
]}

Majumdar, A. ^{[1
]}

Sleight, J. W. ^{[1
]}

Guillorn, M. A. ^{[1
]}

机构：

[1] IBM Res Div TJ Watson Res Ctr, Yorktown Hts, NY 10598 USA

来源：

2013 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM) | 2013年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We present results from gate-all-around (GAA) silicon nanowire (SiNW) MOSFETs fabricated using a process flow capable of achieving a nanowire pitch of 30 nm and a scaled gate pitch of 60 nm. We demonstrate for the first time that GAA SiNW devices can be integrated to density targets commensurate with CMOS scaling needs of the 10 nm node and beyond. In addition, this work achieves the highest performance for GAA SiNW NFETs at a gate pitch below 100 nm.

引用

页数：4

共 50 条

[41] GeSn Vertical Gate-all-around Nanowire n-type MOSFETs
Junk, Yannik
Frauenrath, Marvin
Han, Yi
Diaz, Omar Concepcion
Bae, Jin-Hee
Hartmann, Jean-Michel
Gruetzmacher, Detlev
Buca, Dan
Zhao, Qing-Tai
ESSDERC 2022 - IEEE 52ND EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC), 2022, : 364 - 367
[42] Sub-10 nm Top Width Nanowire InGaAs Gate-All-Around MOSFETs With Improved Subthreshold Characteristics and Device Reliability
Ko, Hua-Lun
Quang Ho Luc
Huang, Ping
Wu, Jing-Yuan
Chen, Si-Meng
Tran, Nhan-Ai
Hsu, Heng-Tung
Chang, Edward Yi
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2022, 10 : 188 - 191
[43] Sub-10 nm Top Width Nanowire InGaAs Gate-All-Around MOSFETs with Improved Subthreshold Characteristics and Device Reliability
Ko, Hua-Lun
Luc, Quang Ho
Huang, Ping
Wu, Jing-Yuan
Chen, Si-Meng
Tran, Nhan-Ai
Hsu, Heng-Tung
Chang, Edward Yi
IEEE Journal of the Electron Devices Society, 2022, 10 : 188 - 191
[44] Detailed characterisation of Si Gate-All-Around Nanowire MOSFETs at cryogenic temperatures
Boudier, D.
Cretu, B.
Simoen, E.
Veloso, A.
Collaert, N.
SOLID-STATE ELECTRONICS, 2018, 143 : 27 - 32
[45] CMOS-Compatible Gate-All-Around Silicon Nanowire detector
Ziaei-Moayyed, Maryam
Okandan, Murat
2011 IEEE SENSORS, 2011, : 1608 - 1611
[46] Vertical silicon-nanowire formation and gate-all-around MOSFET
Yang, B.
Buddharaju, K. D.
Teo, S. H. G.
Singh, N.
Lo, G. Q.
Kwong, D. L.
IEEE ELECTRON DEVICE LETTERS, 2008, 29 (07) : 791 - 794
[47] Modeling of nanoscale gate-all-around MOSFETs
Jiménez, D
Sáenz, JJ
Iñíguez, B
Suñé, J
Marsal, LF
Pallarès, J
IEEE ELECTRON DEVICE LETTERS, 2004, 25 (05) : 314 - 316
[48] HIGH PERFORMANCE AND HIGHLY UNIFORM METAL HI-K GATE-ALL-AROUND SILICON NANOWIRE MOSFETS
Sleight, J.
Bangsaruntip, S.
Cohen, G.
Majumdar, A.
Zhang, Y.
Engelmann, S.
Fuller, N.
Gignac, L.
Mittal, S.
Newbury, J.
Barwicz, T.
Frank, M.
Guillorn, M.
ADVANCED GATE STACK, SOURCE/DRAIN, AND CHANNEL ENGINEERING FOR SI-BASED CMOS 6: NEW MATERIALS, PROCESSES, AND EQUIPMENT, 2010, 28 (01): : 179 - 189
[49] Gate-all-around single silicon nanowire MOSFET with 7 nm width for SONOSNAND flash memory
Yeo, Kyoung Hwan
Cho, Keun Hwi
Li, Ming
Suk, Sung Dae
Yeoh, Yun-young
Kim, Min-Sang
Bae, Hyunjun
Lee, Ji-Myoung
Sung, Suk-Kang
Seo, Jim
Park, Bokkyoung
Kim, Dong-Won
Park, Donggun
Lee, Won-Seoung
2008 SYMPOSIUM ON VLSI TECHNOLOGY, 2008, : 107 - +
[50] Next Generation Gate-all-around Device Design for Continued Scaling Beyond 2 nm Logic
Vyas, Pratik B.
Zhao, Charisse
Dag, Sefa
Pal, Ashish
Bazizi, El Mehdi
Ayyagari-Sangamalli, Buvna
2023 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, SISPAD, 2023, : 57 - 60

← 1 2 3 4 5 →