Advanced Overlay: Sampling and Modeling for Optimized Run-to-Run Control

被引:3
|
作者
Subramany, Lokesh [1 ]
Chung, WoongJae [1 ]
Samudrala, Pavan [1 ]
Gao, Haiyong [1 ]
Aung, Nyan [1 ]
Gomez, Juan Manuel [1 ]
Gutjahr, Karsten [1 ]
Park, DongSuk [1 ]
Snow, Patrick [1 ]
Garcia-Medina, Miguel [2 ]
Yap, Lipkong [2 ]
Demirer, Onur Nihat [2 ]
Pierson, Bill [2 ]
Robinson, John C. [2 ]
机构
[1] GLOBALFOUNDRIES, 400 Stone Break Rd Extens, Malta, NY 12020 USA
[2] KLA Tencor Corp, 8834 N Capital Texas Hwy, Austin, TX 78759 USA
来源
METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXX | 2016年 / 9778卷
关键词
Overlay;
D O I
10.1117/12.2218729
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
In recent years overlay (OVL) control schemes have become more complicated in order to meet the ever shrinking margins of advanced technology nodes. As a result, this brings up new challenges to be addressed for effective run-to-run OVL control. This work addresses two of these challenges by new advanced analysis techniques: (1) sampling optimization for run-to-run control and (2) bias-variance tradeoff in modeling. The first challenge in a high order OVL control strategy is to optimize the number of measurements and the locations on the wafer, so that the "sample plan" of measurements provides high quality information about the OVL signature on the wafer with acceptable metrology throughput. We solve this tradeoff between accuracy and throughput by using a smart sampling scheme which utilizes various design-based and data-based metrics to increase model accuracy and reduce model uncertainty while avoiding wafer to wafer and within wafer measurement noise caused by metrology, scanner or process. This sort of sampling scheme, combined with an advanced field by field extrapolated modeling algorithm helps to maximize model stability and minimize on product overlay (OPO). Second, the use of higher order overlay models means more degrees of freedom, which enables increased capability to correct for complicated overlay signatures, but also increases sensitivity to process or metrology induced noise. This is also known as the bias-variance trade-off. A high order model that minimizes the bias between the modeled and raw overlay signature on a single wafer will also have a higher variation from wafer to wafer or lot to lot, that is unless an advanced modeling approach is used. In this paper, we characterize the bias-variance trade off to find the optimal scheme. The sampling and modeling solutions proposed in this study are validated by advanced process control (APC) simulations to estimate run-to-run performance, lot-to-lot and wafer-to-wafer model term monitoring to estimate stability and ultimately high volume manufacturing tests to monitor OPO by densely measured OVL data.
引用
收藏
页数:10
相关论文
共 35 条
  • [1] HVM Capabilities of CPE Run-to-Run Overlay Control
    Subramany, Lokesh
    Chung, Woong Jae
    Gutjhar, Karsten
    Garcia-Medina, Miguel
    Sparka, Christian
    Yap, Lipkong
    Demirer, Onur
    Karur-Shanmugan, Ramkumar
    Riggs, Brent
    Ramanathan, Vidya
    Robinson, John C.
    Pierson, Bill
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXIX, 2015, 9424
  • [2] Run-to-run control and performance monitoring of overlay in semiconductor manufacturing
    Bode, CA
    Ko, BS
    Edgar, TF
    CONTROL ENGINEERING PRACTICE, 2004, 12 (07) : 893 - 900
  • [3] CPE Run-to-Run Overlay Control for High Volume Manufacturing
    Subramany, Lokesh
    Chung, Woong Jae
    Gutjhar, Karsten
    Garcia-Medina, Miguel
    Sparka, Christian
    Yap, Lipkong
    Demirer, Onur
    Karur-Shanmugam, Ramkumar
    Riggs, Brent
    Ramanathan, Vidya
    Robinson, John C.
    Pierson, Bill
    2015 26TH ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2015, : 324 - 328
  • [4] Just-in-time Adaptive Disturbance Estimation for run-to-run control of photolithography overlay
    Firth, SK
    Campbell, WJ
    Edgar, TF
    DESIGN, PROCESS INTEGRATION, AND CHARACTERIZATION FOR MICROELECTRONICS, 2002, 4692 : 147 - 154
  • [5] Alignment sampling by thorough run-to-run simulation
    Ren, Alex
    Kai, Ding
    Habets, Boris
    Guhlemann, Steffen
    Birnstein, Norman
    Muehle, Alexander
    Lomtscher, Patrick
    Liu, Rex
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXXIII, 2019, 10959
  • [6] Virtual metrology for run-to-run control in semiconductor manufacturing
    Kang, Pilsung
    Kim, Dongil
    Lee, Hyoung-joo
    Doh, Seungyong
    Cho, Sungzoon
    EXPERT SYSTEMS WITH APPLICATIONS, 2011, 38 (03) : 2508 - 2522
  • [7] Convergence towards large perimeter overlay Run-to-Run using multivariate APC system
    Duclaux, Benjamin
    Pelletier, Alice
    De-Caunes, Jean
    Perrier, Robin
    Babaud, Laurene
    Gatefait, Maxime
    Fagart, Olivier
    Thivolle, Nicolas
    Guerabsi, Mathieu
    Chapon, Jean-Damien
    Perrin, Bruno
    Monget, Cedric
    2019 30TH ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2019,
  • [8] Use case approach to integrating and implementing lithography run-to-run control
    Karlikar, D
    Abarmovich, IK
    Kish, M
    DATA ANALYSIS AND MODELING FOR PROCESS CONTROL, 2004, 5378 : 184 - 191
  • [9] Survey on Run-to-Run Control Algorithms in High-Mix Semiconductor Manufacturing Processes
    Tan, Fei
    Pan, Tianhong
    Li, Zhengming
    Chen, Shan
    IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, 2015, 11 (06) : 1435 - 1444
  • [10] Adaptive Cautious Regularized Run-to-Run Controller for Lithography Process
    Zhong, Zhen
    Wang, Andi
    Kim, Hyunsik
    Paynabar, Kamran
    Shi, Jianjun
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2021, 34 (03) : 387 - 397