共 50 条
- [34] Sub-20 nm Trench Patterning with a Hybrid Chemical Shrink and SAFIER Process ADVANCES IN RESIST MATERIALS AND PROCESSING TECHNOLOGY XXVI, 2009, 7273
- [35] High Temperature Performance of Flexible SOI FinFETs with Sub-20 nm Fins 2014 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2014,
- [36] Comparative study of TDDB models on BEOL interconnects for sub-20 nm spacings 2019 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2019,
- [37] Strongly Phase-Segregating Block Copolymers with Sub-20 nm Features ACS MACRO LETTERS, 2013, 2 (08): : 677 - 682
- [38] High aspect ratio InGaAs FinFETs with sub-20 nm fin width 2016 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2016,
- [40] Sub-20 nm multilayer nanopillar patterning for hybrid SET/CMOS integration MICRO AND NANO ENGINEERING, 2020, 9