Effects of longitudinal and latitudinal grain boundaries on the performance of large-grain polysilicon MOSFET

被引:14
作者
Jagar, S [1 ]
Wang, H [1 ]
Chun, M [1 ]
机构
[1] Hong Kong Univ Sci & Technol, Dept Elect & Elect Engn, Kowloon, Hong Kong, Peoples R China
关键词
MILC; polysilicon; SOI; thin film transistor; 3-D VLSI;
D O I
10.1109/55.919234
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The effects of longitudinal and latitudinal polysilicon grain boundaries on the performance metal oxide semiconductor field effect transistors (MOSFETs) fabricated on large-grain polysilicon-on-insulator (LPSOI) have been investigated. Unlike conventional thin-film-transistors (TFTs) with random grain distribution, MOSFETs fabricated on the LPSOI film contains the combination of only longitudinal or latitudinal grain boundaries. Longitudinal GBs parallel to the direction of current flow has smaller impact to the current flow, but provided extra leakage current that caused early device shortage, especially in wide devices, The latitudinal GBs perpendicular to the direction of current flow offered higher resistance to the inversion carriers thus causing lower current drive? higher threshold voltage, and gentler subthreshold slope, The result of the study can be used to optimize device design for high performance on MOSFETs on the LPSOI substrate.
引用
收藏
页码:218 / 220
页数:3
相关论文
共 16 条
  • [1] A COMPREHENSIVE ANALYTIC MODEL OF ACCUMULATION-MODE MOSFETS IN POLYSILICON THIN-FILMS
    AHMED, SS
    KIM, DM
    SHICHIJO, H
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1986, 33 (07) : 973 - 985
  • [2] Cho H. J., 1998, P 1998 S VLSI TECHN, P38
  • [3] FIELD-EFFECT IN LARGE GRAIN POLYCRYSTALLINE SILICON
    COLINGE, JP
    MOREL, H
    CHANTE, JP
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1983, 30 (03) : 197 - 201
  • [4] THERMIONIC-FIELD EMISSION FROM INTERFACE STATES AT GRAIN-BOUNDARIES IN SILICON
    DEGROOT, AW
    MCGONIGAL, GC
    THOMSON, DJ
    CARD, HC
    [J]. JOURNAL OF APPLIED PHYSICS, 1984, 55 (02) : 312 - 317
  • [5] EFFECTS OF GRAIN-BOUNDARIES ON THE CHANNEL CONDUCTANCE OF SOI MOSFETS
    FOSSUM, JG
    ORTIZCONDE, A
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1983, 30 (08) : 933 - 940
  • [6] ANOMALOUS LEAKAGE CURRENT IN LPCVD POLYSILICON MOSFETS
    FOSSUM, JG
    ORTIZCONDE, A
    SHICHIJO, H
    BANERJEE, SK
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (09) : 1878 - 1884
  • [7] A highly stable SRAM memory cell with top-gated P--N drain poly-Si TFTs for 1.5V operation
    Hayashi, F
    Ohkubo, H
    Takahashi, T
    Horiba, S
    Noda, K
    Uchida, T
    Shimizu, T
    Sugawara, N
    Kumashiro, S
    [J]. IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, : 283 - 286
  • [8] Jagar S., 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318), P293, DOI 10.1109/IEDM.1999.824154
  • [9] KUBO N, 1994, IEEE T ELECTRON DEV, V40, P1876
  • [10] A C-switch cell for low-voltage and high-density SRAM's
    Kuriyama, H
    Ishigaki, Y
    Fujii, Y
    Maegawa, S
    Maeda, S
    Miyamoto, S
    Tsutsumi, K
    Miyoshi, H
    Yasuoka, A
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (12) : 2483 - 2488