共 19 条
[1]
CHAN YJ, 1987, IEDM, P427
[4]
HOCKCHUN C, 2009, VLSI S, P244
[5]
Heterogeneous integration of enhancement mode In0.7Ga0.3As quantum well transistor on silicon substrate using thin (≤ 2 gm) composite buffer architecture for high-speed and low-voltage (0.5V) logic applications
[J].
2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2,
2007,
:625-+
[6]
Jin D, 2009, INT EL DEVICES MEET, P460
[9]
Kim DH, 2009, INT EL DEVICES MEET, P805
[10]
Kim DH, 2008, INT EL DEVICES MEET, P719