Parameter Variation Tolerance and Error Resiliency: New Design Paradigm for the Nanoscale Era

被引:136
作者
Ghosh, Swaroop [1 ]
Roy, Kaushik [1 ]
机构
[1] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47906 USA
关键词
Digital signal processing; graceful quality degradation; low power; process-tolerant design; process variations; reliability; robust design; voltage scaling; BIAS-TEMPERATURE INSTABILITY; 65-NM CMOS TECHNOLOGY; LOW-POWER; SUBTHRESHOLD SRAM; VOLTAGE; IMPACT; GATE; FLUCTUATIONS; CELLS; RELIABILITY;
D O I
10.1109/JPROC.2010.2057230
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Variations in process parameters affect the operation of integrated circuits (ICs) and pose a significant threat to the continued scaling of transistor dimensions. Such parameter variations, however, tend to affect logic and memory circuits in different ways. In logic, this fluctuation in device geometries might prevent them from meeting timing and power constraints and degrade the parametric yield. Memories, on the other hand, experience stability failures on account of such variations. Process limitations are not exhibited as physical disparities only; transistors experience temporal device degradation as well. Such issues are expected to further worsen with technology scaling. Resolving the problems of traditional Si-based technologies by employing non-Si alternatives may not present a viable solution; the non-Si miniature devices are expected to suffer the ill-effects of process/temporal variations as well. To circumvent these nonidealities, there is a need to design ICs that can adapt themselves to operate correctly under the presence of such inconsistencies. In this paper, we first provide an overview of the process variations and time-dependent degradation mechanisms. Next, we discuss the emerging paradigm of variation-tolerant adaptive design for both logic and memories. Interestingly, these resiliency techniques transcend several design abstraction levels-we present circuit and microarchitectural techniques to perform reliable computations in an unreliable environment.
引用
收藏
页码:1718 / 1751
页数:34
相关论文
共 167 条
[1]  
Abramo A, 1995, INTERNATIONAL ELECTRON DEVICES MEETING, 1995 - IEDM TECHNICAL DIGEST, P301, DOI 10.1109/IEDM.1995.499201
[2]  
ABRAMOVICI M, 1994, DIG SYST TEST TEST D
[3]  
AGARWAL A, 2005, T VER LARG SCAL INT, P27
[4]   Statistical analysis of SRAM cell stability [J].
Agarwal, Kanak ;
Nassif, Sani .
43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, :57-+
[5]   Circuit failure prediction and its application to transistor aging [J].
Agarwal, Mridul ;
Paul, Bipul C. ;
Zhang, Ming ;
Mitra, Subhasish .
25TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2007, :277-+
[6]  
AGRAWAL A, 2005, P INT C COMP AID DES, P736
[7]   A future of function or failure? [J].
Alam, M ;
Weir, B ;
Silverman, P .
IEEE CIRCUITS & DEVICES, 2002, 18 (02) :42-48
[8]  
[Anonymous], P IEEE ISSCC FEB
[9]  
[Anonymous], P WORKSH QUAL AW DES
[10]  
[Anonymous], PROC INT SYMP LOW PO