Testing of PLL-based True Random Number Generator in Changing Working Conditions

被引:0
作者
Simka, Martin [1 ]
Drutarovsky, Milos [2 ]
Fischer, Viktor [3 ]
机构
[1] Datel, PL-02202 Warsaw, Poland
[2] Tech Univ Kosice, Dept Elect & Multimedia Comm, Kosice 04120, Slovakia
[3] Lab Hubert Curien UMR CNRS 5516, F-42000 St Etienne, France
关键词
TRNG; phase-locked loop; cryptographic attacks; tracking jitter; on-line randomness tests; FIPS; 140-2; MODEL;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Security of cryptographic systems depends significantly on security of secret keys. Unpredictability of the keys is achieved by their generation by True Random Number Generators (TRNGs). In the paper we analyze behavior of the Phase-Locked Loop (PLL) based TRNG in changing working environment. The frequency of signals synthesized by PLL may be naturally influenced by chip temperature. We show what impact the temperature has on the quality of generated random sequence of the PLL-based TRNG. Thank to analysis of internal signals of the generator we are able to prove dependencies between the PLL parameters, statistical parameters of the generated sequence and temperature. Considering the measured results of experiments we form a new requirement in order to improve the robustness of the designed TRNG.
引用
收藏
页码:94 / 101
页数:8
相关论文
共 50 条
  • [41] Aging-Resilient SRAM-based True Random Number Generator for Lightweight Devices
    Wendong Wang
    Ujjwal Guin
    Adit Singh
    Journal of Electronic Testing, 2020, 36 : 301 - 311
  • [42] A design of lightweight true random number generator based on Galois LFSR with dynamic feedback path
    Miao, Zihao
    Liang, Huaguo
    Li, Xin
    Lu, Yingchun
    Yao, Liang
    MICROELECTRONICS JOURNAL, 2025, 159
  • [43] Aging-Resilient SRAM-based True Random Number Generator for Lightweight Devices
    Wang, Wendong
    Guin, Ujjwal
    Singh, Adit
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2020, 36 (03): : 301 - 311
  • [44] A Bias-Bounded Digital True Random Number Generator Architecture
    Liu, Yao
    Cheung, Ray C. C.
    Wong, Hei
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017, 64 (01) : 133 - 144
  • [45] Reconfigurable Side Channel Attack resistant True Random Number Generator
    Bahadur, Vijay
    Selvakumar, David
    Vijendran, N.
    Sobha, P. M.
    2016 INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURES, TECHNOLOGY AND APPLICATIONS (VLSI-SATA), 2016,
  • [46] A High Speed All-Digital True Random Number Generator
    Jiang, Jianfei
    Guan, Nin
    Wang, Qin
    Li, Chaoyang
    2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 275 - 277
  • [47] A Very High Speed True Random Number Generator with Entropy Assessment
    Cherkaoui, Abdelkarim
    Fischer, Viktor
    Fesquet, Laurent
    Aubert, Alain
    CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2013, 2013, 8086 : 179 - 196
  • [48] FPGA design of an Open-Loop True Random Number Generator
    Lozac'h, Florent
    Ben-Romdhane, Molka
    Graba, Tarik
    Danger, Jean-Luc
    16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), 2013, : 615 - 622
  • [49] True Random Number Generator Based on Flip-Flop Resolve Time Instability Boosted by Random Chaotic Source
    Wieczorek, Piotr Zbigniew
    Golofit, Krzysztof
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (04) : 1279 - 1292
  • [50] Design and Implementation of chaotic non-deterministic random seed-based Hybrid True Random Number Generator
    Kadam, Mandakini
    Siddamal, Saroja, V
    Annigeri, Shripadraj
    2020 24TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2020,