An Ultra-Low-Power 2.4 GHz All-Digital Phase-Locked Loop With Injection-Locked Frequency Multiplier and Continuous Frequency Tracking

被引:4
作者
Rehman, Muhammad Riaz Ur [1 ]
Hejazi, Arash [1 ]
Ali, Imran [1 ]
Asif, Muhammad [1 ]
Oh, Seongjin [1 ]
Kumar, Pervesh [1 ]
Pu, Younggun [1 ,2 ]
Yoo, Sang-Sun [3 ]
Hwang, Keum Cheol [1 ]
Yang, Youngoo [1 ]
Jung, Yeonjae [1 ,2 ]
Huh, Hyungki [1 ,2 ]
Kim, Seokkee [1 ,2 ]
Yoo, Joon-Mo [1 ,2 ]
Lee, Kang-Yoon [1 ,2 ]
机构
[1] Sungkyunkwan Univ, Coll Informat & Commun Engn, Suwon 16419, South Korea
[2] Sungkyunkwan Univ, SKAIChips, Suwon, South Korea
[3] Pyeongtaek Univ, Dept Smart Automobile, Pyeongtaek 17869, South Korea
基金
新加坡国家研究基金会;
关键词
Frequency locked loops; Frequency control; Oscillators; Phase noise; Frequency conversion; Frequency synthesizers; Power demand; ADPLL; injection locked frequency multiplier; low power; small area; Internet of Things; digitally-controlled oscillator; PLL; TDC;
D O I
10.1109/ACCESS.2021.3123167
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a 0.46 mW and 2.4 GHz; All-Digital Phase-Locked Loop (ADPLL) through an Injection-Locked Frequency Multiplier (ILFM) and Continuous Frequency Tracking Loop (CFTL) circuitry for low power Internet-of-Thing (IoT) applications. In the proposed ADPLL architecture to save power, the need for Time-to-Digital Converter (TDC) is eliminated through providing the CFTL circuitry. This feature makes the design compact, low power, and suitable for IoT applications. The proposed design is based on a synthesizable pulse injection and frequency-locked loop along with an ultra-low-power LC Digitally-Controlled Oscillator (LC-DCO). The presented CFTL circuit adjusts the frequency of the DCO continuously and prevents the frequency drift after the reference injection. Inside the designed LC-DCO core, the power consumption is minimized by optimizing the g(m)/I-D and adjusting the power supply to 0.5 V. The proposed ILFM based ADPLL is fabricated in 55 nm CMOS technology and covers the operational frequency range of 2.402 GHz to 2.480 GHz with a reference frequency of 32 MHz. The measured phase noise performance of the ADPLL is -111.15 dBc/Hz at 1 MHz offset frequency from the carrier frequency of 2.4 GHz. It consumes only 0.46 mW power with an active area of 0.129 mm(2).
引用
收藏
页码:152984 / 152992
页数:9
相关论文
共 22 条
[1]   An Ultra-Low Power, Adaptive All-Digital Frequency-Locked Loop With Gain Estimation and Constant Current DCO [J].
Ali, Imran ;
Abbasizadeh, Hamed ;
Rehman, Muhammad Riaz Ur ;
Asif, Muhammad ;
Oh, Seong Jin ;
Pu, Young Gun ;
Lee, Minjae ;
Hwang, Keum Cheol ;
Yang, Youngoo ;
Lee, Kang-Yoon .
IEEE ACCESS, 2020, 8 :97215-97230
[2]   Design of a Low-Power, Small-Area AEC-Q100-Compliant SENT Transmitter in Signal Conditioning IC for Automotive Pressure and Temperature Complex Sensors in 180 Nm CMOS Technology [J].
Ali, Imran ;
Rikhan, Behnam Samadpoor ;
Kim, Dong-Gyu ;
Lee, Dong-Soo ;
Rehman, Muhammad Riaz Ur ;
Abbasizadeh, Hamed ;
Asif, Muhammad ;
Lee, Minjae ;
Hwang, Keum Cheol ;
Yang, Youngoo ;
Lee, Kang-Yoon .
SENSORS, 2018, 18 (05)
[3]   A 2-GHz Pulse Injection-Locked Rotary Traveling-Wave Oscillator [J].
Bai, Zhanjun ;
Zhou, Xing ;
Mason, Ralph D. ;
Allan, Gord .
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2016, 64 (06) :1854-1866
[4]   Low-Phase Noise Clock Distribution Network Using Rotary Traveling-Wave Oscillators and Built-In Self-Test Phase Tuning Technique [J].
Bai, Zhanjun ;
Zhou, Xing ;
Mason, Ralph D. ;
Allan, Gord .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2015, 62 (01) :41-45
[5]   A 86 MHz-12 GHz Digital-Intensive PLL for Software-Defined Radios, Using a 6 fJ/Step TDC in 40 nm Digital CMOS [J].
Borremans, Jonathan ;
Vengattaramane, Kameswaran ;
Giannini, Vito ;
Debaillie, Bjoern ;
Van Thillo, Wim ;
Craninckx, Jan .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (10) :2116-2129
[6]  
Che-Fu Liang, 2011, 2011 IEEE International Solid-State Circuits Conference (ISSCC 2011), P90, DOI 10.1109/ISSCC.2011.5746232
[7]   A 2.5-5.6 GHz Subharmonically Injection-Locked All-Digital PLL With Dual-Edge Complementary Switched Injection [J].
Cho, Sung-Yong ;
Kim, Sungwoo ;
Choo, Min-Soong ;
Ko, Han-Gon ;
Lee, Jinhyung ;
Bae, Woorham ;
Jeong, Deog-Kyoon .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (09) :2691-2702
[8]   An Optimum Injection-Timing Tracking Loop for 5-GHz, 1.13-mW/GHz RO-Based Injection-Locked PLL With 152-fs Integrated Jitter [J].
Choo, Min-Seong ;
Ko, Han-Gon ;
Cho, Sung-Yong ;
Lee, Kwangho ;
Jeong, Deog-Kyoon .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018, 65 (12) :1819-1823
[9]  
Coombs D, 2017, ISSCC DIG TECH PAP I, P152, DOI 10.1109/ISSCC.2017.7870306
[10]   Design and Analysis of Low-Power High-Frequency Robust Sub-Harmonic Injection-Locked Clock Multipliers [J].
Elkholy, Ahmed ;
Talegaonkar, Mrunmay ;
Anand, Tejasvi ;
Hanumolu, Pavan Kumar .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2015, 50 (12) :3160-3174